The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A novel hybrid converter architecture called Sepic Derived Hybrid Converter(SDHC) which can provide ac output and step up or step down dc output simultaneously from a single dc input in a single-stage conversion is proposed. This architecture is derived from SEPIC(Single Ended Primary Inductor Converter) topology by replacing the control switch with a single phase inverter bridge network. Unlike traditional...
This paper illustrates the application of a method based on the resolution of linear systems to an uncommon inverter switching cell. This study describes the mathematical model of the modulated inverter leg associated at the considered structure. The generalized inverse of a matrix is used to generate the admissible conduction rates. Among the modulation strategies obtained, three specific modulation...
In this paper, a novel input-series output-parallel (ISOP) power electronics system is studied. It is made up of cells based on full soft-switching current-fed naturally clamped DC-DC converter topology. This system could be advantageous for power supply of high voltage remote systems with DC voltage, since parasitic inductance of the wire can be utilized as an energy storage. Three different approaches...
Power consumption in test becomes a higher barrier for consideration in test of any combinational circuit is high during test mode as in its normal mode of functioning as enormous power dissipation seriously affects the chip reliability. Many techniques are proposed to lower down the test power. In scan based design, rippling transition created by test patterns shifting along the scan chain not only...
This paper demonstrates the use of a very large SD Card flash-memory to the control of a three-phase inverter. The digital architecture differs from conventional counter-based implementation because it follows a pre-programmed optimal PWM pattern that is read from a large-size (8MB) memory with magnitude and phase as coordinates. A multi-optimal PWM algorithm is considered to reduce harmonics while...
This paper proposes a DC-AC conversion system adapted to an electric vehicle with fuel cell. This conversion chain consists of a fuel cell, a unidirectional converter, an isolated bidirectional converter, an inverter, and a second voltage source. Matlab-Simulink is used in order to verify the theoretical results.
Mismatch loss remains an important issue to address in PV systems, and many power electronic solutions have been proposed to recover these losses. However, conventional power electronics for solar power optimization often have to make tradeoffs among conversion efficiency, optimization granularity, and overall system cost. This paper presents a cell-level power balancing scheme that breaks the existing...
Efficient Power conversion technologies are strategic to the advancement of fuel cell vehicles. This paper presents an overview of power conditioning system (PCS) architectures for fuel cell vehicles (FCV) propulsion system. Two new power conversion topologies to obtain variable ac from the fuel cell system are proposed. The switching of the power devices are based on the proposed hybrid modulation...
This paper presents the operation and design of a differential-mode current-fed zero-current-switching (ZCS) based voltage-doubling photovoltaic (PV) inverter[1]. It does not need a) 60-Hz transformer, b) front-end dc/dc converter, and c) can boost a low-voltage (30–60V) input to a 120V/60 Hz output using a unity-turns-ratio transformer because of the added voltage gain of the topology. Further, because...
Predictive algorithms are increasingly being proposed for implementing current controllers in power converters. However, the computational burden associated with this technique has hindered its widespread use compared to classic control schemes. This paper presents a new approach to the implementation of a predictive current controller for a multilevel converter. This approach takes advantage of the...
A differential-mode current-fed zero-current-switching (ZCS) based voltage-doubling photovoltaic (PV) inverter is presented. This inverter has the following features: 1) it can boost a low-voltage (30–60 V) input to a 120-V/60-Hz output; 2) it does not require a 60-Hz transformer; 3) it does not require a front-end dc/dc converter; and 4) the topology has inherent voltage boost/gain property thereby...
Along with the increasing distributed generation (DG) technologies, the development of the power market and the shock of serious blackout, more and more people focus research on microgrid (MG) technologies. Firstly under normal operating conditions, MG operation control is the most important problem for MG stable work. Based on current state of the development of MG, this paper analyses the technologies...
A low-power parallel multiplier based on optimized bypassing architecture (OBA) is proposed. The proposed OBA has two kinds of adder cells to reduce power consumption by 15.7 %. One is the two-dimensional bypassing adder (TDBA) which performs both row and column bypassing scheme simultaneously, and the other is the modified row-bypassing adder (MRBA) for the proposed row-bypassing scheme. In the proposed...
A switching-sequence-based control scheme for power electronics networks is presented in this paper. The proposed scheme guarantees global stability while meeting predefined performance criteria. First, using techniques based on composite Lyapunov functions and piecewise-linear models of the system, the set of switching sequences that guarantee global stability, is determined. Next, by solving optimization...
Fuel cell based power supply system needs a power conditioner to convert the low dc output voltage generated by the fuel cell into usable ac voltage for any practical application. For proper power conditioning design, fuel cell electrical characteristics as well as customer requirements are taken into account. This paper presents a design methodology and performance comparison for two different power...
Smart grids in near future will be expected to provide high fidelity power-flow control, self healing, and energy surety and energy security anytime and anywhere. This will require a ubiquitous framework of distributed control-communication supported by pervasive computation and sensing technologies. However, effective operation of such an integrated control-communication framework will need i) a...
This paper proposes an architecture and the overview of implementing the DC system in a house. The architecture is designed to be the platform that merges modern loads and supply energy sources with efficiency. Renewable sources generate different voltage levels and either in AC or DC. Converting all voltage levels and systems into DC and supplying directly to the load improves efficiency of the system...
Polymorphic gates can be considered as a new reconfigurable technology capable of integrating logic functions with sensing in a single compact structure. Polymorphic gates whose logic function can be controlled by the level of the power supply voltage (Vdd) represent a special class of polymorphic gates. A new polymorphic NAND/NOR gate controlled by Vdd is presented. This gate was fabricated and utilized...
In this paper, we present a new technique to improve the reliability of H-tree SRAM memories. This technique deals with the SRAM power-bus monitoring by using built-in current sensor (BICS) circuits that detect abnormal current dissipation in the memory power-bus. This abnormal current is the result of a single-event upset (SEU) in the memory and it is generated during the inversion of the state of...
While the CMOS analog circuits can be designed with the minimum-gate-length of the fabrication process in the alpha-power law MOSFET model, the length of a MOSFET gate has been chosen to be a larger scale than the minimum-gate-length in the conventional Shockleypsilas square model. In this paper, we describe a 6-b 100 MSPS CMOS current steering digital-to-analog converter (DAC) with the alpha-power...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.