The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper investigates a specific NP-hard problem by comparing a depth-first search and a depth-first branch-and-bound algorithm as applied to network topology configuration in wireless ad hoc network planning. The vast amount of possible solutions in medium to large NP-hard problems makes algorithm methodology very important. State space algorithms are used to traverse through the solution space...
Partial reconfiguration on heterogeneous field-programmable gate arrays with millions of gates yields better utilization of its different types of resources by swapping in and out the appropriate modules of one or more applications at any instant of time. Given a schedule of sub-task instances where each instance is specified as a netlist of active modules, reconfiguration overhead can be reduced...
Vehicular networks (VANETs) can be used to improve transportation security, reliability, and management. This paper investigates security aspects of VANETs within a game-theoretic framework where defensive measures are optimized with respect to threats posed by malicious attackers. The formulations are chosen to be abstract on purpose in order to maximize applicability of the models and solutions...
Power electronics applications have become ubiquitous among electronic products today. As a consequence, a great increase on the demand of professionals by the industry has been observed. This has a direct consequence on the electrical and electronics engineering curricula, as they have to meet the requirements of an industry with an increasing number of products requiring power electronics solutions...
This paper reviews Network-on-Chip architectures with prioritization of selected data streams targeting runtime reconfigurable manycore systems. The common idea of these architectures is to minimize the latency of selected packet transmissions by either bypassing or parallelizing processing stages in routers or by using dedicated links bypassing complete routers. Potential classes of selected data...
Evolutionary algorithms are an important branch of soft computing, being able to provide approximate solutions to problems in a reasonable amount of time. The underlying principle can be realized in an almost unlimited number of ways. This paper presents four main variants of evolutionary algorithms, and a method of running them in a topology consisting of multiple populations. The resources given...
Network-on-Chip (NoC) has emerged as a solution for communication framework for high-performance nanoscale architecture. One important aspect, in addition to deadlock-free routing, is low power consumption. In view of varied communication requirements, application specific SoC design is increasingly important. Customized NoC architectures are more suitable for a particular application, and do not...
In this paper we propose a variable-gain transimpedance amplifier suitable for low-power applications. Its noise, bandwidth and input impedance performance are similar to a more conventional regulated-cascode common-gate transimpedance with resistive load, with the same power consumption and gain performance. The proposed amplifier has, however, variable gain, which can be easily changed by setting...
In this paper, we carry out a detailed investigation on two Train Inauguration Protocols proposed by WG43 for IEC 61375-2-5: ETB Train Inauguration (ETBTI) and Train Topology Discovery Protocol(T2DP). ETBTI uses Layer 2 LLDP to discovery neighbor peers and uses Layer 3 ETBIP to broadcast the information of single node to all the others. On the other hand, T2DP focuses on Layer 2 and modifies LLDP...
The topology optimization of YKS5120B-3 NC gear shaper machine tool bed is completed based on ANSYS with the shape envelope of the whole tool bed as solution domain and the minimum static compliance as objective function. The optimal topology model of the tool bed is obtained. And then the tool bed model is reconstructed in Pro/E and re-tested by static and dynamic analysis in ANSAYS. The re-tested...
Plastic profiles produced by extrusion die are cooled down and calibrated by calibrators, so it is very important to properly design the cooling system in calibrator for the profile quality. Based on the finite element method (FEM) and the finite difference method (FDM), the numerical simulation of the cooling process is realized for plastic profile within calibrator. The simultaneous shape and topology...
To continue the growth of the number of transistors on a chip, the 3D IC practice, where multiple silicon layers are stacked vertically, is emerging as a revolutionary technology. Partitioning a larger die into smaller segments and then stacking them in a 3D integration can significantly reduce latency and energy consumption. Such benefits emanate from the notion that inter-wafer distances are negligible...
A sort of shutting valves scheme was brought forward when heat-supply network failed and a kind of network recomposition system of topology was suggested here. Based on the normal condition topology structure, this system could automatically recompose fault conditions topology structure according to the way of shutting valves scheme. Validity and effectiveness of this method was verified by a real...
Routing delivery is one of the key techniques in mobile ad hoc network, which involves many aspects such as topology update, routing exchange and so on. In this paper, we firstly apply routing tree to describe the complete topology of ad hoc network, and then store the information of routing tree into every node's routing table. Sparse routing tree, as a pruned tree, is used to exchange topology information,...
A new asymmetrical hybrid multilevel inverter topology is presented. The new topology improve the number of the output voltage level greatly through cascading two five-level H-bridge cells. A hybrid PWM strategy is proposed for the new topology that the switches of different cells works in different switching frequency to low switching losses. Lastly, an experimental 17-level asymmetrical inverter...
Traditional network identification methods require cooperation of all nodes, thus they cannot identify the topology of the networks where some non-cooperative nodes exist. Although the tomography based network topology identification methods require no collaboration of intermediate nodes, they suffer from high algorithmic complexity and heavy network payload. In this paper we propose a novel tomography...
This assay supposed one kind of asymmetrical multi-level inverter that based on the topology of cells cascading, every cell in this inverter is composed of one two-levels inverter series with several three-levels H bridges, the controlling system is constructed by DSP and FPGA. This article described the topology of this inverter and its controlling methods in detail. In final, tested this inverter's...
This paper presents an optimization methodology for continuous time loop-filters design applied to Class-D amplifiers. The methodology is based on an evolutionary optimization approach which integrates both the topology selection and circuit sizing by automatically generating optimal sized topologies and performance tradeoffs for the Class-D amplifier. The presented approach is demonstrated for the...
In order to solve two major bottlenecks of the analog design flow: the time-to-market and the production yield, we introduce in this paper a design tool for measuring the robustness capability of the analog circuit topologies with the guarantee of fulfilling all the design specifications. With this measure, we can describe the feasible subspace by using the set inversion algorithm. A robustness estimation...
Computational Grid is a distributed computing paradigm that provides huge computational power for the large scale distributed application. One of the challenging issues in Grid Scheduling is dynamically choosing the best resource, by exploiting the topology and load information present at the time of scheduling. Here topology represents the delay or elapse time to reach the resource. In the proposed...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.