The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper subsumes the concept of Internet of Things on a Tera Hertz RAM on the 40nm FPGA. Time analysis has been performed on a Tera Hertz RAM. This produces correspondingly higher speeds as compared to any other form of RAM available. The main focus has been on studying the slack for various frequencies. Slack is a kind of error and should be as low as possible. We aim to find that optimum condition...
At present, the multilevel FPGA scheme is used widely in system for people life. In order to satisfy the need of product update, it is very urgent to find a way to solve the problem of Multilevel FPGA upgrade. The traditional method of single FPGA upgrade contains two steps, the first one is storing the configuration file to external NOR_FLASH; the second step is reading the file from external NOR_FLASH...
We propose in this paper, a timing analysis of dynamic partial reconfiguration (PR) applied to a NoC (network on chip) structure inside a FPGA. In the context of a SDR (software defined radio) example, PR is used to dynamically reconfigure a baseband processing block of a 4G telecommunication chain running in real-time (data rates up to 100 Mbps). The results presented show the validity of our methodology...
The paper describes an original design of IEEE1149.1 testing bus controller IP core using reusable technology. We have designed the structure of IP core according to the function of IEEE1149.1 testing bus controller. Every function module of IP core was explained detailedly in this paper, including interface of microprocessor module, command control module, TMS creation module, TCK creation module...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.