The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A scaling-friendly and PVT-robust pipelined SAR ADC reusing the first-stage comparator as a regenerative residue amplifier is proposed in this work. A low-power self-timed gain control block is combined with a mixed-signal background calibration to ensure a stable amplifier gain across PVT variation. A 130nm CMOS prototype achieves a peak Walden FoM of 9.2 fJ/conv-step and a Schreier FoM of 172 dB.
In the New Radio Access Network architecture (New RAN), currently envisioned by 3GPP, the evolved NodeB (eNB) functions can be split between a Distributed Unit (DU) and Central Unit (CU). Furthermore, as per the Virtual RAN (VRAN) approach, such functions can be virtualised (e.g., in simple terms, deployed in virtual machines). In such scenario, the fronthaul network connecting DU and CU must fulfill...
This work presents an area-efficient voltage and frequency scalable clock generator for low-power digital SoC clocking. Named Direct Digital Sampling and Synthesis (DDSS), the open-loop generator implemented in 28 nm FD-SOI operates from 0.45 V to 1.1V with measured jitter from 1.7% to 5.1% UI. Its low power consumption of 0.40pJ/cycle at 57 MHz 0.5 V combined with the ability to perform fast frequency...
The development of telehaptic communication protocols has gained widespread focus over the past decade. Several protocols have been proposed for carrying out telehaptic activities over a shared network. However, a comprehensive analysis of the impact of the network crosstraffic on the telehaptic stream, and the feasibility of Quality of Service (QoS) compliance, is lacking in the literature. In this...
A new technique to reduce the clock jitter effect on single-bit continuous-time delta-sigma modulators (CTDSM) is proposed. It utilizes a delay line to generate N highly correlated clock sources to reconstruct the feedback waveform. Theoretical analysis show that the jitter-induced random noise power is reduced by a factor of 1/N2. Simulation results confirming the analysis are reported.
Wearable devices, such as wristbands, smart-watches, eyewear, and wearable bio-monitors have become the focus of much attention in past year. One in ten U.S. consumers over the age of 18 now owns a modern activity tracker. These ubiquitous devices are a natural platform for formation of ad hoc networks. With almost 40% of users are above the age of 45, these older adopters are focused on improving...
In both wired and wireless networks, time synchronization is an important service for a wide range of applications in distributed systems. This includes radio interferometry. However, literature researches show that many distributed protocols cannot satisfy sub-ns time synchronization accuracy due to asymmetric delay errors, accumulated jitters and because of the strategy used to compute and adjust...
This paper presents a fractional-N digital PLL that adopts a conventional phase frequency detector (PFD) and a low-power high-gain (>200) time amplifier (TA) in proportional path. Since the TA has narrow input dynamic range, a 7-bit phase interpolator (PI) is used with background multi-point spur calibration. The proposed PLL achieves lower phase noise and better loop gain stability than the bang-bang...
The availability and reasonable cost of broadband Internet made it an attractive and favourable option to billions of users worldwide. Being a fast service also encourages its users to use real-time applications which is streaming and live data transfer includes VoIP and video streaming. The performance of such applications in Wireless Local Area Network (WLAN) may be highly affected by security protocols...
Vehicular Ad hoc Network (VANET) consists of group of moving vehicles acting as nodes, establishing its own dynamic topology for packets exchange. The vehicles or the nodes are usually travelling at high speeds, resulting into a frequently varying topology. In this paper, we present performance analysis of latest IEEE standard 802.11ac in comparison with previous MAC protocols like 802.11p and 802...
IPv6 is an ultimate solution to the Internet address exhaustion. It is believed, the protocol will be requested by not only human but also everything on the earth surface. Furthermore, the improvement on the protocol is important to achieve IP packets transmission efficiently. Processing technology has been improved to become very fast packet processing both in host as well as intermediate systems...
The 1588 Precision Timing Protocol (1588-PTP) states that a timestamp event is generated at the time of transmission and reception of any event message and that the timestamp event occurs when the message's timestamp point crosses the boundary between the node and the network (event generation points). The protocol defines the message timestamp point for an event message as the beginning of the first...
An analytical model of power supply noise induced jitter (PSIJ) at inverter chains is proposed. Based on the piecewise linear approximated I-V curve model, closed-form equations of PSIJ transfer function at a single inverter are derived. The PSIJ transfer function of an inverter chain output is then obtained by linearly stacking the single inverter-PSIJ transfer functions. Accuracy of the proposed...
An efficient and accurate jitter modeling methodology for unmatched transmitter/receiver is proposed to close the gap among different disciplines, namely signal integrity, power integrity, and silicon design. This method accurately predict system timing risk, and provide design recommendations for silicon.
In the rapid growth environment, internet plays a vital role in each and every one's life. As to reach high performance communication in the network, electronic devices are the most important element to forward multimedia messages from one place to another place. Whenever unaccountable messages are passing from one node to another node there are heavy collision and congestion in the network because...
In this article, we analyze the performance evaluation of WiFi technology in conformance with IEEE 802.11b/n/ac standards and Wireless Distribution System (WDS) for indoor environments with and without obstacles. We present different scenarios by varying the distance between transmitter and receiver. We analyzed the performance of the network by using the intrusive technique of traffic injection with...
This paper focuses on proposing approaches for the improvement of Voice over Internet Protocol (VoIP) service quality in Wireless Mesh Network (WMN). While WMNs have self-healing, self-forming and dynamic topology features, they still pose challenges for the implementation of multimedia applications, such as voice, in various scenarios. The research has been conducted using a network simulator and...
In various fiber-optic time and frequency distribution systems the delay of 1 PPS timetags is stabilized and precisely calibrated. However in a case of long fiber path the 1 PPS signal is seriously delayed in respect to UTC, which is cumbersome in various applications. In this work we present an idea and experimental evaluation of a circuit designed for compensating this delay. The compensation up...
In this paper, we develop a high-energy three-channel parallel waveform synthesizer using a CEP-stabilized high energy Ti:sapphire laser [1] operating at 10 Hz, and demonstrate high-flux continuum harmonics from Ar gas target. Our three-channel waveform synthesizer consists of a Ti:sapphire laser pulse (44 mJ, 28 fs) and an infrared OPA (signal: 6 mJ, 33 fs, idler: 3 mJ, 40 fs). By combining the waveform...
Worst-case delay analysis of real-time networks is mandatory, since distributed real-time applications require bounded end-to-end delays. Switched Ethernet technologies have become popular solutions in the context of real-time systems. Several approaches, based on Network Calculus, trajectories, ..., have been proposed for the worst-case analysis of such technologies. They compute pessimistic upper...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.