The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The increasing densities of integrated electronics are accompanied by increasing levels of noise and fluctuations. Considered obstacles in the operation of electronic and mechanical devices, noise and fluctuations are usually suppressed as much as possible, but at certain integration densities this may no longer work due to the low signal levels used. Different strategies may be needed for computers...
Power distribution network (PDN) designs for today's high performance integrated circuits (ICs) typically occupy a significant share of metal resources in the circuit, and hence defects may be introduced on PDNs during the manufacturing process. Since we cannot afford to over-design the PDNs to tolerate all possible defects, it is necessary to conduct manufacturing test for them. In this paper, we...
We investigate the influence of a realistic supply voltage network on the timing margins for a commercially-available 32-bit processor chip. Detailed models of the supply network and switching activity produce a spatial map of the supply voltage waveforms. We relate these waveforms to the expected excess logic delays, and estimate the required derating of the critical setup paths.
In this paper, CAD models of the input admittance of RC interconnects are discussed. To this aim, properties of RC circuits are exploited to show that the input admittance of RC wires is approximated very well by that of a low order RC circuit, as opposite to the timing modeling of RC wires. In particular, 1st- or 2nd-order equivalent circuits are shown to be sufficient for fast and accurate estimations...
In this paper, we propose an accurate full 3D EM behavioral model of PD chips for the first time. The model, which is meshed at 130 GHz, runs for about 17 minutes on an Intel Core2 Duo CPU@3 GHz PC with 3.5 GB of RAM. The impact of various parameters in wire- bonding transitions for transmission characteristic is summarized in the Table I. When numbers of bonding wires are placed separately all through...
The radiated electromagnetic (EM) field emissions from a printed circuit board (PCB) are here dealt with. In particular, an approach for an easy and quick analysis of the EM field radiated in the near field region is proposed and experimentally verified. The approach is based on a simplified far field technique proposed by Mardiguian and the use of some suitable correction factors. The ultimate goal...
In this paper, the electromagnetic compatibility susceptivity (EMS) of a DC SSR with interference of voltage dips and short interruptions was investigated. The high frequency model of SSR considering model parameters of BJT (bipolar junction transistor) and parasitic parameters of wires on PCB was proposed to obtain the equivalent circuit and then predict EMS of SSR with voltage dips and short interruptions...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.