The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper is presented the implementation of a FPGA based heterogeneous system for the approach to the numerical solution of the Lorenz system by Euler's method. Unlike similar works, high level design tools as System Generator or DSP Builder are not used. The system is implemented on a ZedBoard Zynq Evaluation and Development Kit over Vivado Design Suite. It takes advantage of the SoC FPGA architecture,...
This paper presents a very high speed FPGA implementation of UDP/IP stack. It not only can be a solution to FPGA-external world communication, but also can be regarded as a network node. The physical layer and its interface to the FPGA's IO Blocks are pre-implemented off-the-shelf using an integrated gigabit Ethernet transceiver (Marvell 88E1111) which supports BASE-T standard. The link layer is based...
For the achievement of LFM signal acquisition, pulse compression and storage, the hardware platform is built. A way to implement the pulse compression of the LFM signal based on FPGA is presented. This paper describes in detail the functions and implementation methods of the various functional modules of the FPGA in the pulse compression process. A theoretical simulation on the pulse compression is...
The basic theory of Digital Down Converter (DDC) in digital receiver was discussed in this paper. Xilinx ISE 13.3 software was chosen to design each module of DDC. Then use the Modelsim 6.5 function simulation to verify the functionality correctness of the design. The output signal was simulated in Matlab to analyse the results.
The application of CORDIC(Coordinate Rotation Digital Computing) algorithm as a fast and precise way in solving transcendental function has become popular in modern engineering. This paper introduce the fundamental principle of this algorithm. According to detailed analysis of truncation error of CORDIC and verification in MATLAB, this paper designs three kinds of effects implemented in FPGA: high...
This paper describers the validation of AES IP Core, based matlab2007a. There are many authors (Saqib et al., 2003) have discussed the detailing implementation of AES IP core; but this paper mainly emphasizes portability and flexibility in the validation of the Verilog IP codes.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.