The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a general space-vector (SV) modulation method for the optimal on-line reduction of the switching losses in any n-multilevel inverter. The proposed method consists of two steps. One is a general principle for generation of the SV map for an arbitrary n-level type to utilize redundant SVs. The other is the optimal selection of the SV pattern which minimizes the switching losses considering...
This paper presents two discontinuous pulse width modulation (DPWM) methods for three phase Vienna rectifiers with different performance optimization targets. One for switching loss minimization and one for switching loss reduction with the neutral point voltage controllability. Due to the current commutation characteristics if Vienna rectifiers, the available space voltage vectors are limited. With...
This paper presents a novel switching pattern for single to three-phase cycloconverter used in the secondary of Inductive Power Transfer (IPT) system. The main goal of this switching strategy is to reduce the switching loss of cycloconverter to lower than one third in comparison with the conventional PWM strategy. Some advantages of this proposed switching loss reduction strategy are: the simplicity...
Current Source Drivers (CSDs) are investigated for MHz Power Factor Correction (PFC) applications. Due to the fast duty cycle change, the half-bridge (HB) CSD topology can hardly be accepted for high frequency PFC Applications. To solve the problem, the full-bridge (FB) CSD topology is used instead. It is interesting to note that the FB CSD with the continuous inductor current can actually achieve...
In this paper, a new interleaved zero-current-switching PWM boost converter is introduced which uses only one auxiliary switch to provide soft-switching condition. In the proposed interleaved converter, soft switching is obtained for all semiconductor devices. Thus, the reverse-recovery losses of boost diodes are reduced. In addition, high efficiency is achieved due to reduction of switching losses...
Comprehensive comparison of continuous and discontinuous Current Source Drivers (CSDs) are presented in terms of switching loss reduction, gate energy recovery, range of duty cycle and fast dynamic response. The advantages and disadvantages of the continuous and discontinuous CSDs are summarized. Overall, the discontinuous CSDs achieve better performance over the continuous CSDs. A 12 V input, 1.3V/30A...
A hybrid cascaded multilevel inverter for interfacing with renewable energy resources is developed. The objective of this research is to propose an alternative topology of hybrid cascaded multilevel inverter applications. The modified PWM technique is also developed to reduce switching losses. Also, the proposed topology can reduce the number of required power switches compared to a traditional cascaded...
In this paper, a new resonant gate driver circuits is proposed to reduce the switching loss of high side switch in buck converter. Hard switching causes major parts of the power loss in high side switch and limits high switching frequency application of DC-DC converter. The proposed resonant gate driver behaves more like the ideal current source driver which can fast turn-on/turn-off power switch...
This paper investigates the effect of the conducted EMI (Electromagnetic Interference) and the switching loss which occurs from the switching devices in the switching period of the unipolar and limited unipolar switching circuits. The three main sources of conducted EMI and switching loss in the unipolar and limited unipolar switching circuit come from the switching devices, the number of switching...
In this paper, a transient current circuit is introduced. The circuit evidently reduces switching loss of buck converter main switch dramatically. This topology enables to operate high-frequency. The validity of the transient current circuit is verified through simulations and experiments.
This paper introduces an effective technique for reducing semiconductor switching losses, and evenly distributing them, in current-controlled single-phase inverters. The current switching frequency is reduced taking advantage of three-level commutation by a double hysteresis-band current-control strategy imported from multilevel converters studies. Furthermore, an additional reduction of the semiconductor...
This paper proposes a zero-voltage transition (ZVT) PWM synchronous buck converter, which is designed to operate at low output voltage and high efficiency typically required for portable systems. To make the DC-DC converter efficient at lower voltage, synchronous converter is an obvious choice because of lower conduction loss in the diode. The high-side MOSFET is dominated by the switching losses...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.