The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 4.5-GHz 256~511 multi-modulus frequency divider for frequency synthesizers is demonstrated. The proposed frequency divider is based on phase switching technique and cascade of divide-by-2/3 cells, it prevents the presence of control logic gates in the highest frequency division block in order to achieve the highest operation frequency under low power consumption; the division ratio is ranged from...
Oscillator is a major part of many electronic systems. Its applications are from microprocessor clock generation to the nest bee phone carrier synthesis. This paper describes a voltage controlled ring oscillator used in ICs as inner clock source, and uses a three-stage current-steering amplifier (CSA) structure as the oscillation circuit. This VCO circuit has many advantages, such as simple structure,...
This paper presents the design of a Direct Digital Frequency Synthesizer (DDFS) circuit based on Dynamic Frequency Management (DFM). In this design, the clock generator circuit dynamically changes its frequency based on the required output frequency. Clock frequency is halved at low output frequencies, to reduce power consumption. Simulations are performed for 0.35 μm and 0.18 μm CMOS process resulting...
Implemented fractional-N frequency synthesizer architecture based upon Pulse Width Locked Loop technique eliminates the need for ???? modulator within the loop while preserving the frequency resolution and accuracy of such synthesizers. Eliminating the modulator allows the designer to optimize the synthesizer loop bandwidth without any constraint imposed by the modulator. The loop operates by locking...
An integrated sigma-delta noise-shaped buck converter that uses a discrete-time second order single-bit sigma-delta modulator (DT-SDM2) is presented. The DT-SDM2 buck converter and a compared PWM controller are designed and fabricated on a standard TSMC 0.35 ??m 3.3 V CMOS process. The operating frequency of the proposed DT-SDM2 ranges from 400 KHz to 1.2 MHz. Simulation results show that DT-SDM2...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.