The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
UART (Universal Asynchronous Receiver Transmitter) is a kind of serial communication protocol; mostly used for short-distance, low speed, low-cost data exchange between computer and peripherals. During the actual industrial production, sometimes we do not need the full functionality of UART, but simply integrate its core part. UART includes three kernel modules which are the baud rate generator, receiver...
This paper presents the design and implementation of a complete communication system using the GMSK modulation scheme. The hardware is described in VHDL and implemented on Altera FPGA. Additionally, each block used to perform the implementation is completely described accomplishing all the requirements of this kind of modulation. Mueller & Müller algorithm is also performed to ensure timing synchronization...
PCM serial code maybe transferred without bit and byte synchronization. A PCM decoding method by self-synchronizing is given for this instance. The decoding process includes bit synchronizing using PCM serial code received, bit shifting and byte recognizing by given data frame. The VHDL is used to accomplish the method. The improved method is put forward by analyzing the possible error brought by...
In this paper, we present the design and implementation of a PLC (Power-Line Communication) Modem based on Orthogonal Frequency Division Multiplexing (OFDM). The PLC device implements OFDM in both transmitter and receiver using VHDL programming. The OFDM processor is synthesized in a Field Programmable Gate Array (FPGA) that acts as a Core Processor in the PLC Modem. Furthermore, the prototype includes...
In order to increase transfer rate and enhance performance in mass data transmission and storage in real time system, a high performance Serial Advanced Technology Attachment generation 2(SATA II) host controller is proposed in this paper. This paper presents how to improve the hardware performance in course of implementation and validation. The controller was designed using VHDL and developed in...
Frequency offset is of the main problems in Orthogonal Frequency Division Multiplexing (OFDM) system. A frequency offset between the local oscillator at the transmitter and receiver causes frequency shift in the signal, while in time-varying channel, it can cause a spread of frequency shift known as the Doppler spread. This leads to loss in the orthogonality between subcarriers and results in intercarrier...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.