The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a high speed and low area architecture for the implementation of a FIR (Finite Impulse Response) filter into a Field Programmable Gate Array (FPGA) device. The new FIR filter type is implemented with no multiplication block, using only adders and shifting registers. This is possible because a coefficient approximation is performed, using an algorithm that computes the coefficients...
This paper is based on the basic theory of FIR digital filters. It completed the FIR filter design based on programmable logic device-FPGA, hierarchical design, modular design is used in the paper, a distributed algorithm filter hardware design and its use QuartusII simulation software.
This paper presents a design and implementation of least mean square (LMS) adaptive filter for use in active noise control (ANC) application. The filter has been designed and synthesized with Altera Quartus II development platform and implemented on Cyclone II FPGA available on Altera DE2 development board. Architecture of the adaptive filter is based on conventional multiplier-adder to realize the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.