The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We describe our experience introducing DSP concepts via an FPGA-based advanced digital design course. The students had previously taken an introductory digital design course and a continuous-time linear systems course; a few were taking an introductory DSP course concurrently. Through a series of weekly lab exercises, the students learned advanced FPGA design methods while progressively constructing...
In the modern electrical system and digital television technology, such as communication message, image processing, video and audio frequency signal processing systems, there are often real-time and flexible requirements for meet the demand for the two aspects in the same time. Along with the development of PLD device and EDA technology, the advantages in the performance, cost, flexibility and power...
A fully hardware-based real-time digital wideband quadrature demodulation processor based on the Hilbert transform is proposed to process ultrasound radio frequency signals. The presented architecture combines 2 finite impulse response (FIR) filters to process in-phase and quadrature signals and includes a piecewise linear approximation architecture that performs the required square root operations...
In this design, an Ambric's Massively Parallel Processor Array (MPPA), which includes 336 asynchronous processors and communicates through a configurable structure of channels with a 128-bit high speed (100MHz) Input/Output (I/O) port, is used to implement the 64-channel digital beamformer. Besides the beamformer, the system is composed of 256-channel analog front-end pulser/receiver, 64-channel of...
In this paper we propose hardware architecture of the embedded software modem platform. The hardware platform consist of a single S3C2410 ARM which its operation speed is 200 MHz, three TMS320C6416T DSPs which has a 1GHz clock, a single Stratix II EP2S60F672C5 FPGA which has 900 K gates and two two-channel ADCs and DACs which can support up to 125 MHz sampling rate. The embedded Linux 2.4 is ported...
Geophone is a specific sensor in geophysical exploration. The geophone tester is mainly used to test the performance parameters of geophone such as DC resistance, natural frequency, damping coefficient, sensitivity, distortion and so on. Some domestic testers are big, low precision and high power consumption and not suitable for outdoors. The testers abroad are expensive and their performances are...
Digital down conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algorithm consists of two simple cascading integrating comb (CIC) filters and a finite input response (FIR) filter preceded by a modulator that is controlled with a numeric controlled oscillator (NCO). Implementations of the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.