The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The paper presents a novel methodology to implement resource efficient 64-bit floating point matrix multiplication algorithm using FPGA. Approach uses systolic architecture using four processing element (PE's) that gives tradeoffs between resource utilization and execution time, results in reducing the routing complexity for dense matrix multiplication problems.
The paper presents a systolic architecture for integer point matrix multiplication algorithm using FPGA. Approach uses four processing elements that minimizes resources, reduces the routing complexity and improves Area/Speed metric.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.