The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In recent year, the rise of Network Function Virtualization (NFV) and Software-defined Networking (SDN) makes the service chain and application provisioning process much agile and simpler, promoting the development of Service Function Chaining (SFC). Service Function Chaining (SFC) provides flexibility and agility for deploying and managing network services. The most challenging problems in SFC are...
In this work we present the first full and complete evaluation of a very large multiplication scheme in custom hardware. We designed a novel architecture to realize a million-bit multiplication architecture based on the Schönhage-Strassen Algorithm and the Number Theoretical Transform (NTT). The construction makes use of an innovative cache architecture along with processing elements customized to...
We present in this article a pipeline architecture built with multiple memory blocks for IP route lookup using trie-based routing algorithms. A two-hierarchy prefix distribution scheme is employed to balance the storage demands among the memory blocks, where prefixes not longer than r bits in the routing table are mapped to an index table and the remaining prefixes are organized into multiple prefix...
The gap between high throughput demand of Internet traffic and low speed capacity of a router's interface has become a bottleneck for packet forwarding. One way to close the gap is to employ a parallel mechanism, where the route lookups of multiple packets are processed simultaneously, yielding a substantial improvement in the system's throughput. This paper proposes a new pipelined trie-based routing...
Volunteer computing which benefit from idle cycles of desktop PCs over the Internet can integrate power of hundreds to thousands desktop systems to achieve high computing power. Centralized volunteer computing system has dedicated servers to maintain information about the resources. However, in the decentralized system resource information is distributed in the system. Resource discovery architecture...
Next generation networks with the intention of converging service and control layer, with the aim of “Equal service presentation in integrated networks”, have provided a new approach to telecom operators. IMS provides a suitable opportunity for third party operators that they can participate in providing services for NGN. Some services like file sharing needs to P2P network. The existing P2P networks...
This paper considers problems of logical traffic configuring and alignment. Channel reservation policy differentiation is proposed, according to calculated workload for current net structure.
High demands in data delivery latency and communication reliability encourage the use of fault-tolerance-enhanced all-optical WDM networks. Low latency is satisfied by setting up a direct lightpath between any communication pair to enable one-shot transmission. High reliability is met by establishing multiple disjoint lightpaths from the source to the destination. In this paper, we explore the fault-tolerance...
This paper proposes a novel congestion-aware Network-on-Chip (NoC) architecture that not only enhances network transmission performance while maintaining a feasible implementation cost, but also improves overall network throughput in various traffic scenarios. This congestion control scheme which consists of dynamic input arbitration and adaptive routing path selection is proposed to balance traffic...
The complex multi-attribute query processing in the large-scale distributed systems is a research topic focused by both academia and industry. This paper introduces a common architecture of the multi-dimensional data range queries based on the P2P network and constructs a virtual hierarchical tree based on space division which ensures that the exploration of the relevant query regions occurred between...
In order to achieve the self-adaptive architecture-centric services' selection, this paper put forward the design principle of topology routing about service nodes, a network structure is built that agent is viewed as the basic Internetware granularity unit; By virtue of P2P environment such as open, dynamic, varied and more controllable evolution character, it is done to expand the self-adaptive...
Field programmable gate arrays (FPGAs) potentially offer enhanced reliability, recovery from failures through partial and dynamic reconfigurations, and eliminate the need for redundant hardware typically used in fault-tolerant systems. Our earlier work on scalable self-configurable architectures for reusable space systems (SCARS) describes a partial reconfiguration based self-healing architecture...
Cryptographic devices are recently implemented with different countermeasures against side channel attacks and fault analysis. Moreover, some usual testing techniques, such as scan chains, are not allowed or restricted for security requirements. In this paper, we analyze the impact that error detecting schemes have on the testability of an implementation of the advanced encryption standard, in particular...
In this paper a BISR architecture for embedded memories is presented. The proposed scheme utilises a multiple bank cache-like memory for repairs. Statistical analysis is used for minimisation of the total resources required to achieve a very high fault coverage. Simulation results show that the proposed BISR scheme is characterised by high efficiency and low area overhead, even for high defect densities...
The downsizing of transistor dimensions enabled in the future nanotechnologies will inevitably increase the number of faults in the complex ULSI chips. To maintain the production yield at acceptable level, several levels of protection mechanisms will have to be implemented to tolerate the permanent and transient faults occurring in the physical layers. In this paper, we study fault tolerance at the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.