The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The unit UPC-32 supplied by PACIPIC company, is a programmable three-phase power supply control which is used for the alternating current power supply of AMX series products. In the application of performance test for an electronic product, it is achieved the performance data via analysis meter PZ4000, that is used for the object test and analysis in dif This article introduces a sequence control...
While the CMOS analog circuits can be designed with the minimum-gate-length of the fabrication process in the alpha-power law MOSFET model, the length of a MOSFET gate has been chosen to be a larger scale than the minimum-gate-length in the conventional Shockleypsilas square model. In this paper, we describe a 6-b 100 MSPS CMOS current steering digital-to-analog converter (DAC) with the alpha-power...
This paper describes a comparative analysis between two topologies of operational amplifiers to design a 40 MS/s 12-bit pipeline analog to digital converter (ADC). The analysis includes AC and transient simulation to select the proper topology. This ADC is implemented in a 0.35 mum AMS CMOS technology with 3.3 V single power supply. The capacitors and selected operational amplifiers were scaled for...
A high bandwidth critical path monitor (1 sample/ cycle at 4-5 GHz) capable of providing real-time timing margin information to a variable voltage/frequency scaling control loop is described. The critical path monitor tracks the critical path delay to within 1 FO2 inverter delay with a standard deviation less than 3 FO2 delays over process, voltage, temperature, and workload. The CPM is sensitive...
A circuit for on-chip measurement of long-term jitter, period jitter, and clock skew, is demonstrated. The circuit uses a single latch and a voltage-controlled delay element, and is evaluated in a stand-alone pad frame. Excellent reproduction of jitter measured by oscilloscope is shown. Measured jitter resolution is 1 ps or better. The circuit is also incorporated into a 2 GHz clock distribution network...
Optical communication systems based on dense wavelength division multiplexing (DWDM) would benefit from the ability to adjust the operating wavelength of a laser transmitter. Previous attempts, including thermal adjustment, etalon based wavelength locking, and various types of optical frequency and phase locked loops such as the Pound-Drever-Hall technique suffer from weaknesses including sensitivity...
This paper gives a numerical expression for power losses at high frequencies (100 kHz to 2 MHz) in Mn-Zn ferrites, which are used as the core materials of transformers and inductors for switching power supplies. The power losses of some commercial ferrites were measured, and a new type of empirical formula was derived to express the power loss as a function of frequency and magnetic flux density....
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.