The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents FPGA based VGA display interface design for image display verification during test procedure in the star sensor debugging phase. Methods of asynchronous FIFO, methods for data update during line blanking interval and vertical blanking interval were adopted, and CCD camera's requirements for special sequential order were satisfied, and the metastable state problem caused by data's...
In this paper, we present the design and implementation of an efficient hardware architecture for VGA monitor controllers based on FPGA technology. The design is compatible with PLB bus and has a high potential to be used in Xilinx FPGA-based systems. The ability to provide multiple display resolutions (up to WXGA 1280×800) and a customizable internal FIFO make the proposed architecture suitable for...
Traditional bilinear scaling method requires pre-zoom operation while zooming-out an image. In that way, the image resizing system will demand two different scaling sets, one for zooming-out and another for zooming-in, and hence leads to higher cost of hardware implementation and system complication. This paper presents an improved scaling method called window-scaling algorithm. It is relatively low...
Modern Field Programmable Gate Arrays (FPGAs) are capable of performing complex discrete signal processing algorithms with clock rates above 100 MHz. This combined with FPGA's low expense, ease of use, and selected dedicated hardware make them an ideal technology for a data acquisition system for a positron emission tomography (PET) scanner. The University of Washington is producing a high-resolution,...
The objective of this work is to design and implement an Image and Video Processing Platform (IVPP) on FGPAs using PICO based HLS. This hardware/software codesign platform has been implemented on a Xilinx Virtex-5 FPGA. The video interface blocks are done in RTL and the initialization phase is done using a MicroBlaze processor allowing the support of multiple video resolutions. This paper discusses...
The Earth Sciences Decadal Survey identifies a multiangle, multispectral, high-accuracy polarization imager as one requirement for the Aerosol-Cloud-Ecosystem (ACE) mission. JPL has been developing a Multiangle SpectroPolarimetric Imager (MSPI) as a candidate to fill this need. A key technology development needed for MSPI is on-board signal processing to calculate polarimetry data as imaged by each...
In this paper, we present a configurable electrophoretic display (EPD) controller which provides a new architecture design of compacted waveform lookup tables. Compared with traditional designs of waveform LUT, the proposed method drastically shrinks the required memory size of LUTs. To improve visual quality, the controller also supports partial image update and integrates a real-time halftoning...
In this paper, we propose a frame prediction algorithm to eliminate the flicks and blank under the environment of the refresh rate of 240 Hz in the full color LED Screen. It is well known that the LED Display System has both Blank and Ghost Noise problems. Blank symptoms can be improved by displaying the Video Frame repeatedly in the field of LED display. However it turns out to be inefficient and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.