The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we present for the first time a novel optimization procedure which allows to maximize the efficiency of RF-DC energy harvester converters, taking into account the contributions of the matching network. Thanks to this procedure, we have designed and realized a CMOS RF-DC converter operating in a very wide range of input power −14÷+1dBm with a peak efficiency of 45% The RF-DC converter...
This paper proposes a novel design method to minimize the leakage power during standby mode using a novel adaptive supply voltage and body-bias voltage generating technique for nanoscale VLSI systems. The process, voltage, and temperature (PVT) variations are monitored and controlled independently by their own dedicated systems. The minimum level of VDD and the optimum body-bias voltage are generated...
Class D amplifiers are becoming the most feasible solution for embedded audio application. However, distortions due to the non-linear nature of switching stage are the main drawback for this amplifier topology. This paper discusses the design and implementation of high fidelity audio class D using sliding mode control scheme. This design method proves to be a cost effective solution for industrial...
The main challenge of Smart Power Integrated Circuits lies in operating simultaneously on a same chip a power device and its control circuitry. To this purpose, static and dynamic isolation between these two active parts are required. A self-isolated CMOS/DMOS technology where the drain of the vertical DMOS is coincident with the substrate (N--epilayer) of the CMOS circuitry provides a cost effective...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.