The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With the development of computer, Internet and micro electronics, the video process system was widely applied in daily life, military, industry, medical treatment and others. The video process system based on the DSP (digital signal processor), as an important technique of real-time video stabilization process, has been the emphasis of research. The hardware implementation of video coder an decoder...
This paper analyzes the reasons of asynchronous between audio and video image for current 3G video phones. A solution for improving the synchronization between audio and video data is proposed. The solution proposed in this work mainly consists of software components, according to which hardware needs to be selected. It also gives the video phone terminal structure, block diagram for H.324M video...
Most research efforts have concentrated on advancement in video compression techniques resulting in DivX/Xvid codecs for better performance on handheld devices. Initial investigations reveal that these techniques are actually taking less time compared to entire execution time in a typical media playback system. However, it enlists that the buffer management methods employed in multimedia framework...
Two approaches for parallelization of H.264 decoder, data partition and function partition, are realized on a PAC Duo platform, which contains two Parallel Architecture Core Digital Signal Processors (PACDSP's). Eight baseline CIF sequences are decoded and their execution cycles and waiting cycles are examined. There are three roots hindering the performance of dual-core decoders: inter-core synchronization,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.