The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A CMOS true time delay (TTD) chain operating from 1 GHz to 21 GHz is presented for ultra-broadband phased array systems. An eight-stage trombone configuration is employed to provide 3-bit tuning capability. The second order all pass network (APN) is used to construct the gate line and drain line. The adoption of the APN increases the achievable delay while maintaining a compact size. The larger shunt...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.