The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Traditional cellular automata (CA) assume the presence of a single global clock regulating the update of all their cells. When this assumption is dropped, cells can update with different speeds, thus increasing the difficulty of solving synchronization problems. Here we solve the traditional and the generalized Firing Squad Synchronization Problem in dimension two and higher on multiple updating cycle...
Cyber-Physical Systems (CPS) integrate discrete-time computing and continuous-time physical-world entities, which are often wirelessly interlinked. The use of wireless safety critical CPS (control, healthcare etc.) requires safety guarantees despite communication faults. This paper focuses on one important set of such safety rules: Proper-Temporal-Embedding (PTE). Our solution introduces hybrid automata...
The application of model checking for the formal verification of distributed embedded systems requires the adoption of techniques for realistically modeling the temporal behavior of such systems. This paper discusses how to model with timed automata the different types of relationships that may be found among the computer clocks of a distributed system, namely, ideal clocks, drifting clocks, and synchronized...
The paper is a study of USB standard based on authors own concept of specialized digital architecture providing USB communication. Presented module connects peripheral device with a computer via USB cable. In accordance with functionality, the design was partitioned to three units. UTMI block deals with USB cable, time frame synchronization and serial transmission. PIE block, divided to two parts,...
We consider the following problem: GIVEN (1) a set of service requests occurring at known locations in an environment, (2) a set of temporal and logical constraints on how the requests need to be serviced, (3) a team of robots and their capacities to service the requests individually or through collaboration, FIND robot control and communication strategies guaranteeing the correct servicing of the...
Synchronization and fault tolerance of processes are emphasis in the distributed systems research, but only a few people involves in the mathematics model used in processes synchronization and fault tolerance yet. This paper takes distributed system as an event driven system, classify the events that cause system state variety into four classes, and proposed an extended finite state machine (EFSM)...
Several methods and languages have been developed to describe computer system specifications and some of them have been deployed to validate and verify the functionality of the system. No one method is equally appropriate for all application domains. Service oriented architecture and using Web services is a wide growing domain of applications in software engineering these days, so to achieve more...
Safety is an important element of dependability. It is defined as the absence of accidents. Most accidents involving software-intensive systems have been system accidents, which are caused by unsafe inter-system or inter-component interactions. To validate the absence of system hazards concerning dysfunctional interactions, industrials call for approaches of modeling system safety requirements and...
A high bandwidth critical path monitor (1 sample/ cycle at 4-5 GHz) capable of providing real-time timing margin information to a variable voltage/frequency scaling control loop is described. The critical path monitor tracks the critical path delay to within 1 FO2 inverter delay with a standard deviation less than 3 FO2 delays over process, voltage, temperature, and workload. The CPM is sensitive...
Task trees are common notations used to describe the interaction between a user and an interactive application. Thus, they contain valuable information about the expected user behaviour. In this paper, we present a method for automatically generating test data from a task tree. The task tree is extended to support operational profile specification. The user behaviour is automatically extracted as...
Three applications in wireless networks where model-free stochastic learning is applicable, are discussed. The learning based optimization problems are formulated and simulation results are presented. Some open issues are also discussed.
A synthesis method for multiple-input change asynchronous sequential machines is proposed. The method is based on the self-synchronization principle. The internal states are realized with edge-sensitive flip-flops which are triggered selectively. The new concept of selective triggering or controlled excitation results in considerable saving in logic and more flexible design. The state assignment is...
Complex behavior by machines can be achieved by either having a large number of very simple machines or by having a complex machine with which to start. Our primary interest in this paper was with the former. By considering the global behavior of a large number of the simplest of machines, the following results were shown: 1. An array of identical square cells each of which can exist in only four...
An n-dimensional iterative array of finitestate machines (abbreviated nD) is a special type of real-time tape acceptor. The principal results are as follows: 1. nD's have equivalent forms With simplified stencils and length k encodings of the input alphabet. 2. The set of palindromes and the set of tapes of the form ττ are accepted by 1D's. 3. The sets of tapes accepted by nD's are a Boolean algebra...
The notion of asynchronous switching circuit is roughly understood to be a logical circuit, possibly sequential, in which no special synchronizing signals or "clock" are required for proper circuit operation. Many different formulations of this notion appear in the literature, using sequential machine models and networks of logical element models. The following list of references indicates...
This paper summarizes some rather extensive research on the problem of constructing logic nets out of elements whose timing causes trouble either in their slowness or in their lack of precision. The problem is made precise by setting up a theory of logic nets that is abstract but realistic. Its abstractness consists in its lack of similarity to any particular hardware, and in its strictly mathematical...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.