The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this work is presented a new hardware implementation of a high speed logic analyzer inside FPGA (Field Programmable Gate Array) chips that is fully autonomous by directly driving a VGA compatible computer monitor for multiple signals display. It can be used as a very low cost and real time testing instrument for both external hardware and internal FPGA designs. The implementation is optimized at...
A new structure for an efficient Field Programmable Gate Array, FPGA, implementation of the order statistics CFAR detector, based on the (N-K+1)-th maximum determination, is proposed. By showing that the determination of the K-th order out of N reference cells is equivalent to selecting the (N + 1 - K)-th maximum, the detector that uses N reference cells can be implemented using only (N-1) comparators...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.