The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a novel approach is developed for multi-images encryption and decryption by using single discrete time chaotic system and anti-control methodology. The field programmable gate array (FPGA) embedded implementations are demonstrated, and the corresponding NIST safety performance test results are also given.
This paper proposes a new scheme design and hardware implementation of wireless transmission system based on FPGA and chaotic encryption with A5/1 algorithm. This design uses FPGA chip as the encryption core, in which Logistic system generates the initial key and encrypts the plaintext combined with A5/1 algorithm, then it uses SIM300 module to realize wireless transmission. Develop two test boards...
Chaotic encryption schemes are believed to provide a greater level of security than conventional ciphers. In this paper, a chaotic stream cipher is first constructed and then its hardware implementation details using FPGA technology are provided. Logistic map is the simplest chaotic system and has a high potential to be used to design a stream cipher for real-time embedded systems. The cipher uses...
This paper proposes a new and efficient way to deal with the chaotic synchronization for embedded hardware cryptosystems and its FPGA implementation for designing a real time image secure symmetric encryption scheme. The implementation and experimental results mapped on two Xilinx FPGA Virtex technology platforms demonstrate the feasibility and the usefulness of our secure solution. The originality...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.