The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Achieving high-performance while reducing power consumption is a key concern as technology scaling is reaching its limits. It is well-accepted that application-specific custom hardware can achieve orders of magnitude improvements in efficiency. The question is whether such efficiency can be maintained while providing enough flexibility to implement a broad class of operations. In this paper, we aim...
Taking into consideration space applications' demands for higher bandwidth and processing power, we propose to efficiently apply upcoming many-core processors and other Commercial-Off-The-Shelf (COTS) products to improve the on-board processing power.1 2 A combination of traditional hardware and software-implemented fault-tolerant techniques, addresses the reliability of the system. We first describe...
Emerging new network applications challenge the existing Internet infrastructure and call for flexible and open network facilities that can provide virtual networks for conducting experiments or deploying new services. In this paper, we propose to use hybrid multi-core processors including general purpose ones and network processors as the main processing elements of a programmable edge node (PEN),...
The potential performance of superscalar processors can be exploited only when processor is fed with sufficient instruction bandwidth. The front-end units, the Instruction Stream Buffer (ISB) and the fetcher, are the key elements for achieving this goal. Current ISBs cannot support instruction streaming beyond a basic block. In X86 processors, the split-line instruction problem worsens this situation...
This special issue addresses some of the challenges in this field through papers presented by researchers covering: hardware trends; programming and software challenges; and applications. The nine papers are summarized here.
As an astute reader of computer, you probably don't need the detailed explanation of why most of the industry has so markedly shifted to multi-core technology. But in all honesty, many embedded system designers are still struggling to determine whether multicore really buys them anything in terms of performance. Resolving this quandary requires a thorough understanding of the target application, the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.