The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper provides a new scheme for the VLSI implementation of a parallel Discrete Cosine Transform (DCT) using stochastic logic. Stochastic computation is a number representation, which can carry out complex computations with very low hardware cost. However, the delay of data output is proportional to the length of serial sequence. We provide a new area-saving parallel DCT design to improve the...
The appearance of the new MPEG-4 standard offers opportunities for real-time implementations of MPEG-4 encoders suitable for a wide range of applications, including video conferencing, digital storage media, television broadcasting, Internet streaming, and communication. With the rapid development of FPGA, SOPC has been paid great attentions in the area of image and video processing in recent years...
With the multidigital era approaching, multimedia has shown up and become more and more demand in present lives; based on this reason, the status of hardware resource is insufficient as well as the function of a chip is out of request such as PDA, mobile phone, and multimedia products. Hence, this paper presents two-dimensional discrete cosine transform (2D-DCT) and two- dimensional inverse discrete...
CUDA (compute unified device architecture) is a novel technology of general-purpose computing on the GPU, which makes users develop general GPU (graphics processing unit) programs easily. This paper analyzes the distinct features of CUDA GPU, summarizes the general program mode of CUDA. Furthermore, we implement several classical image processing algorithms by CUDA, such as histogram equalization,...
Most studies on standards of image and video compression demonstrated the need to rely on hardware accelerator for the most computationally intensive part of the coding process that is the discrete cosine transform (DCT). In this paper, a material implementation of discrete cosine transform (DCT) and inverse DCT (IDCT) was presented, in the goal to reduce execution time and chip size. Also to achieve...
Phase unwrapping is the process of converting discontinuous phase data into a continuous image. This procedure is required by any imaging technology that uses phase data such as MRI, SAR or OQM microscopy. Such algorithms often take a significant amount of time to process on a general purpose computer, rendering it difficult to process large quantities of information. This paper compares implementations...
Frequency analysis using the discrete cosine transforms (DCT) is an obvious choice for digital signal and image processing domain. This paper describes the implementation of 2D-DCT processor for the synchronous design in a Xilinx VertexIV FPGA device. The DCT core architecture is based on the distributed arithmetic. The total dynamic power of the processor is 371 mW, in an operating frequency of 118...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.