The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Synchronous rectifier (SR) is widely used in flyback converter to reduce the output side conduction loss in order to meet the system conversion efficiency requirement. The conventional SR driving methods are not suitable for high frequency (>500kHz) application. This paper proposes a novel SR driving method for MHz flyback converter operating at critical conduction mode (CRM). A RC network is in...
In this paper, a controller for a multiphase interleaved buck converter with alternate phase-shedding is realized. With phase-shedding control, the efficiency at low load condition is improved by turning-on appropriate number of phase(s), but the temperature on the active phase(s) is higher than the off phase(s) that cause the temperature unevenly distribution. To solve this problem, the alternate...
This paper presents a new enhanced V2-type constant on-time control architecture with digital implementations for solving the ripple oscillation issues when using small ESR capacitors in a buck converter. Instead of directly sensing the inductor current, an inductor current ramp estimator with the drift compensation is proposed as adding a virtual ESR ripple to the output voltage ripple. Only the...
A new low-jitter polyphase-filter-based frequency multiplier incorporating a phase error calibration circuit to reduce the phase errors is presented. Designing with a multiplication ratio of eight, it has been fabricated in a 0.13-mum CMOS process. For input frequency of 25 MHz, the measured jitter is 2.46 ps (rms) and plusmn9.33 ps (pk-pk) at 200-MHz output frequency, while achievable maximum static...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.