The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this study, a modified carrier is proposed to generate PWM gating signal. Proposed PWM method reduces total harmonic distortion (THD) of the output voltage of inverter up to 5.8% than the traditional triangular carrier based PWM. Major harmonic components in output voltage are less in magnitude when proposed PWM technique is applied to inverter. Fundamental component of output voltage is also higher...
Power electronic converters for medium and high power / voltage applications employ low frequency fundamental switching that is dictated by the necessity to minimize switching losses. There are two major approaches to switching angles determination — Total Harmonic Distortion (THD) minimization and Selective Harmonic Elimination (SHE). For the THD minimization, the switching angles are found so as...
This paper presents a three-phase cascaded multilevel inverter that uses five-level transistor-clamped H-bridge power cells. Multicarrier phase-shifted pulse-width modulation method is used to achieve balanced power distribution among the power cells. A new method to balance the midpoint capacitor voltage in each cell is developed and tested. The analysis of the output voltage harmonics and the total...
Researches done based on basic inverter topologies show that multilevel inverters (MLIs) have many advantages, such as low power dissipation on power switches, low dv/dt ratios, low harmonic and low electromagnetic interference (EMI) outputs. The most common MLI topologies have been studied to define the most appropriate structure for Sinusoidal Pulse Width Modulation (SPWM) strategy. It is seen that...
Voltage or current converters generate discrete output waveforms, which require large inductances connected in series with the respective load to generate the desired current waveform. Mostly, neither the voltage nor the current waveforms are as expected and also have distorted voltages and currents waveforms produces harmonic contamination, additional power losses, and high frequency noise. In this...
To reduce output voltage waveform distortion and associated harmonic loss, multilevel converter voltage levels count must be increased. While for symmetric cascaded converter levels count increases linearly with modules count, for asymmetric converter levels count grows exponentially. However, a symmetric converter is modular and it is possible to stabilize its voltage levels by charge balance control...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.