The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Synchronization control is of great importance for grid-connected power converter so that precise phase angle information of the grid voltage is required. As three-phase grid voltages are imbalanced or distorted, Synchronous Reference Frame Phase-Locked Loop (SRF-PLL) aims to track fundamental frequency positive sequence with zero steady state error. The in-loop Cascaded Delayed Signal Cancellation...
The presence of the dc component in the phase-locked loop (PLL) input results in fundamental frequency oscillations in the phase and frequency estimated by the PLL. The removal of these oscillations is a challenging task because of their low frequency. The aim of this paper is to provide a detailed analysis of several approaches that little work has been conducted on their application for addressing...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.