The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a Q-band common source low noise amplifier (LNA) using 90-nm standard RF-CMOS technology is proposed. The design methodologies for millimeter-wave (MMW) amplifiers are discussed. The post layout simulation results show that S11 is lower than -14 dB and S22 is -11 dB at the peak gain of 14.6 dB at 37.5 GHz with 9.4 GHz bandwidth, the minimum noise figure is lower than 5.5 dB, the input...
A 40 Gb/s transimpedance amplifier (TIA) is designed as a modified regulated cascode in 65 nm CMOS technology using ultra-compact peaking inductors to provide improved frequency response and lower input referred noise. The bandwidth of the TIA is 21.6 GHz with 46.7 dBΩ of gain for an input capacitance of 200 fF and the simulated input referred noise is below 30pA/√(Hz) up to 26.1 GHz. The TIA core...
A CMOS 3.1-10.6GHz low power low noise amplifier utilizing a feedback technique is presented. The shunt and series-inductive peaking techniques have been used in the input and output stages to extend the 3-dB bandwidth of the LNA. To achieve wide and stable power and noise matching, the frequency dependent Miller multiplication factors, combined with a newly added parallel input inductor, is employed...
In this paper, a novel continuous-time CMOS quantizer suitable for ultra-wideband (UWB) single-bit quantization is presented. The proposed quantizer achieves a -3 dB bandwidth covering the entire FCC UWB spectrum from 3.1 GHz to 10.6 GHz with a very high gain of approximately 70 dB. The quantizer is an area-efficient, single-inductor solution designed for TSMC 90 nm CMOS technology with the supply...
A low power dual band fully integrated receiver incorporating IEEE 802.11a/b/g/n WLAN standards was manufactured using 0.13 ??m CMOS technology. In this letter, the proposed hybrid mixer, which uses both double- and direct-conversion architecture, operates in the 5 GHz band in order to eliminate the need for high LO frequency generators. This hybrid mixer is a small low power device that shares a...
This work presents a single-balanced 60-GHz down-conversion mixer developed for the WPAN applications. The mixer, implemented in a 0.13-mum RFCMOS technology, showed the conversion gain and P-1dB of 4.9 dB and -4 dBm, respectively, and IF bandwidth of 1.1 GHz. The circuit including the buffer draws 6.8 mA from a 1.2 V supply voltage.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.