The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a practical analog implementation of capacitor charge balance controller is presented, which is capable of achieving the optimal response for dc-dc Buck converters without relying on the knowledge of the nominal passive component (output inductor and capacitor) value. This ready-for-integration analog controller applies the output voltage curve analysis for deriving the formulas to...
A design procedure for an operational amplifier using indirect compensation is presented in this paper. Indirect compensation has inherent benefits in regards with power to speed trade-off. The technique has been seldom used in the past because a clear methodology for designing such an amplifier has not been provided. This paper develops the mathematical and analytical insight for designing an operational...
In this work, the gate-to-bulk capacitance property of MOS transistors is employed to design high-speed two-stage operational amplifiers (opamp). Traditional design of two-stage opamps recommends MIM or PIP capacitors to avoid instability in closed-loop applications. In addition to area efficiency achieved by replacing these capacitors with MOS transistors, the integration of the opamp would become...
This paper describes a comparative analysis between two topologies of operational amplifiers to design a 40 MS/s 12-bit pipeline analog to digital converter (ADC). The analysis includes AC and transient simulation to select the proper topology. This ADC is implemented in a 0.35 mum AMS CMOS technology with 3.3 V single power supply. The capacitors and selected operational amplifiers were scaled for...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.