The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This work aims at the study and analysis of the influence of coordination and selectivity of protection devices on the reliability of electricity distribution networks. A methodology will be present for the implementation of a computational system that has as main points the integrated analysis of short circuits, coordination and selectivity of protection devices and calculations of reliability indicators...
An important step toward a smart grid is the “smart” application of manual or automated sectionalizing switches, which can be operated in contingency conditions in order to improve the reliability indices. However, electric utilities do not have well-defined criteria for allocation of such devices. In this paper, annual financial losses related to process trips (AFLPT) are assessed taking into account—in...
The working status information of key equipments serving at operation and control system is of great value for safe and productive operation in urban rail transit. Properly utilizing and tracking the working status from operation record data, is for sure meaningful in evaluating the working status of those key equipments, and can thus acquire the stage status in their life cycles. In this paper, based...
In this paper, BISR (built-in self-repair) techniques for heterogeneous multiple memory cores with divided redundancy mechanism are proposed. Redundant memories are partitioned into row blocks and column blocks and shared among all memory cores in the same memory group. Therefore, unlike the traditional redundancy mechanism, a row (column) block is used as the basic replacement element. Based on the...
In this paper a BISR architecture for embedded memories is presented. The proposed scheme utilises a multiple bank cache-like memory for repairs. Statistical analysis is used for minimisation of the total resources required to achieve a very high fault coverage. Simulation results show that the proposed BISR scheme is characterised by high efficiency and low area overhead, even for high defect densities...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.