The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, Master Slave Match Line (MSML) design is adopted in conventional Content addressable memory (CAM) cell. The main objective of this design is to achieve Low power and high speed. MSML consists of two Master Match Line (MML) and two Slave Match Line (SML). The Circuit was implemented using Microwind tool in 45nm technology. Performance metrics such as power is compared with existing CAM...
There has been many FPGA implementation of serial Fast Fourier Transform (FFT) operation. In the most cases, output of the serial FFT block is in bit-reversed order, so it needs a reordering block to reorder the output. However, some of FFT applications do not require ordered output of FFT, such like Spectral Subtraction method[1]. In this paper, we propose an FPGA implementation of serial FFT and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.