The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a theoretical model of multiple-coil inductors supplied by resonant half-bridge inverters in induction hobs is proposed. The model includes the most relevant coupling effects and allows the calculation of the coil currents and the inverter’s output power for any modulation parameters, even with different switching frequencies and duty cycles. Furthermore, the power distribution in the...
This paper presents an active Anti-Islanding Detection (AID) method using Negative Sequence Voltage (NSV) injection to electrical grid through a three-phase photovoltaic (PV) inverters. Because islanding operation mode can cause a variety of problems, the islanding detection of grid-connected PV inverter is the mandatory feature. The islanding mode is detected by measuring the magnitude of Negative...
The authors investigated an EMC macro-model of the CMOS logic inverter gate, named LECCS-I/O that consists of linear equivalent circuit and current sources. This paper modifies the macro-model by adding another current source to express the short-circuit current in the inverter. The macro-model was determined from SPICE calculations of impedance and power current by using a device model of an inverter...
Current mode (CM) scheme provides suitable alternative for the high speed on-chip interconnect signaling. This paper presents a energy-delay optimization methodology for the current-mode (CM) signaling scheme. Optimization for the CM circuits for on-chip interconnects requires a joint optimization of driver and receiver device sizes, as their parameters which affect the energy-delay performance depend...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.