The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Constant frequency inverters, such as the 60 Hz 120 V UPS or the 208 V 3-phase power system may be paralleled with the utility for backup power or paralleled with similar supplies to increase output capabilities. Previous research has addressed paralleling 3-phase 4-wire inverters. This paper will examine the parallel operation of 2 similar 3-phase 4-wire inverters using repetitive control. Repetitive...
This paper presents analysis and design control scheme including the nonlinear effects of the output-filter inductor and active switches of the inverter systems. Since the filter inductance will drop dramatically when the inverter system is operated at heavy loads, system dynamic performance will vary over a wide range. Q-parameter is selected as an input variable of the control scheme to improve...
This paper presents a detailed computer model of a voltage-source converter (VSC) transmission system supplying power to a passive ac network. This model represents all main components of the VSC transmission scheme including the switching converter, ac filters, converter transformer and control circuits. Direct and vector controls are implemented in order to control the degrees of freedom offered...
A delay-locked loop of multi-band selector with wide-locking range and low power dissipation is presented. The architecture of the proposed delay-locked loop consists of phase frequency detector, charge pump, band selector, multi-control delay line, and start-up circuit. The multi-band selector is used to extend operation frequency of delay-locked loop by switching the multi-control delay line. The...
Class D amplifiers are becoming the most feasible solution for embedded audio application. However, distortions due to the non-linear nature of switching stage are the main drawback for this amplifier topology. This paper discusses the design and implementation of high fidelity audio class D using sliding mode control scheme. This design method proves to be a cost effective solution for industrial...
A high intercept points, cost-effective, and power-efficient switching FET double balanced mixer (DBM) is reported. The Switching FET DBM demonstrated in this work offers input intercept points (IIP3) and conversion loss typically 44 dBm and 8.5 dB respectively with 15 dBm LO power for the frequency band (RF: 900-2150 MHz, LO: 850-1950 MHz, IF: 50-200 MHz). The measured interport isolation is typically...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.