The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
As quantum computers of non-trivial size become available in the near future, it is imperative to develop tools to emulate small quantum computers. This allows for validation and debugging of algorithms as well as exploring hardware-software co-design to guide the development of quantum hardware and architectures. The simulation of quantum computers entails multiplications of sparse matrices with...
One method of alleviating the burdens of low bandwidth channel in underwater sensor networks (UWSNs) is to perform in-network processing on the collected data, which leads to efficient channel usage, improvement of the end-to-end delay, and improvement of the network lifetime. However, for applications that require large amounts of data, such as seismic monitoring, the detection and tracking of marine...
Reversible logic has comprehensive applications in communications, quantum computing, low power VLSI design, computer graphics, cryptography, nanotechnology and optical computing. It has received significant attention in low power dissipating circuit design in the past few years. While several researchers have inspected the design of reversible logic units, there is not much reported works on reversible...
Multi-NoC (multiple network-on-chip) has demonstrated its advantages in power gating for reducing leakage power. This work presents Chameleon, a novel heterogeneous Multi-NoC design. Chameleon employs a fine-grained power gating algorithm which exploits power saving opportunities at different levels of granularity simultaneously. Integrated with a performance-aware traffic allocation policy, Chameleon...
One of the important impact made by the ever expanding world of Internet is the overwhelming popularity of the online market. Myriad of users are opting for online shopping and numerous websites are getting launched. In order to flourish in such a stiff competitive online world, organizations are paying special attention to develop an effective and efficient website. The website needs to address many...
Encoder circuits are vital component of an electronic computer system. Encoders are generally used for the conversion of a 2" bit number into the n bit number. Applications of encoders can be visualized as keyboard encoder on widespread use. Design of an optimized encoder circuit with the concept of reversible logic is the main outcome of this research paper. The concept of reversible logic has...
Quantum algorithms can be written down in several forms, one of the most common is the quantum circuit representation using discrete gates. The challenge in assessing the computational cost then becomes counting those gates, with realistic costs assigned to each gate. Moreover, interacting pairs of qubits inside most quantum computers will require moving qubits. In many architectures, this will involve...
After decades of continuous improvements and shrinking feature sizes, the development of conventional computing technologies faces enormous challenges. In particular, power dissipation in today's computer chips becomes crucial. Reversible computation is a promising alternative to these technologies, where power dissipation can be reduced or even eliminated. Furthermore, reversible logic builds the...
Reversible logic has applications in various research areas including low-power design and quantum computation. In this paper, a rule-based optimization approach for reversible circuits is proposed which uses both negative and positive control Toffoli gates during the optimization. To this end, a set of rules for removing NOT gates and optimizing sub-circuits with common-target gates are proposed...
Reversible logic has applications in various research areas including low-power design and quantum computation. In this paper, a rule-based optimization approach for reversible circuits is proposed which uses both negative and positive control Toffoli gates during the optimization. To this end, a set of rules for removing NOT gates and optimizing sub-circuits with common-target gates are proposed...
Evolution strategy is a suitable method for solving numerical optimization problems whose main characteristic is self adaption of the mutation step size. Finding the promising region in the search space is beneficial in optimization problems. However, in the contemporary ES the next generation is produced in a hyper ellipse and the direction to the optimum is not determined correctly. Therefore it...
The injection mold optimization problems always require huge computer resources, so the grid is a good choice for solving these problems. But for the heterogeneous, distributed and dynamic characters of the grid resources, it is difficult to finish the complex problems efficiently in collaborative way by grid. Based on the Globus Toolkits 4, a four-layer Mold Design Grid (MDG) platform was constructed...
Recent studies show quantum-dot cellular automata (QCA) as one of the promising alternatives to CMOS technology. Optimization plays an important role in circuit design despite the used technology. One possibility is the minimization of the number of basic building blocks usually resulting in less energy consumption and fewer delays in processing. The principles of evolutionary computation have already...
In this paper, an effective strategy of extraction of common variables from onset table is proposed. By employing the strategy, a novel algorithm is presented to derive a compact multi-level mixed-polarity Reed-Muller expression. The experiment results show that the proposed algorithm can significantly reduce the literals of the RM functions. Compared with published results, the proposed algorithm...
We propose a built-in scheme for generating all patterns of a given deterministic test set T. The scheme is based on grouping the columns of T, so that in each group of columns the number ri of unique representatives (row subvectors) as well as their product R over all such groups is kept at a minimum. The representatives of each group (segment) are then generated by a small finite state machine (FSM)...
Present and future semiconductor technologies are characterized by increasing parameters variations as well as an increasing susceptibility to external disturbances. Transient errors during system operation are no longer restricted to memories but also affect random logic, and a robust design becomes mandatory to ensure a reliable system operation. Self-checking circuits rely on redundancy to detect...
Soft errors caused by ionizing radiation have emerged as a major concern for current generation of CMOS technologies and the trend is expected to get worse. Soft error rate (SER) measurement, expressed as number of failures encountered per billion hours of device operation, is time consuming and involves significant test cost. The cost stems from having to connect a device-under-test to a tester for...
In this paper a BISR architecture for embedded memories is presented. The proposed scheme utilises a multiple bank cache-like memory for repairs. Statistical analysis is used for minimisation of the total resources required to achieve a very high fault coverage. Simulation results show that the proposed BISR scheme is characterised by high efficiency and low area overhead, even for high defect densities...
For several decades, the output from semiconductor manufacturers has been high volume products with process optimisation being continued throughout the lifetime of the product to ensure a satisfactory yield. However, product lifetimes are continually shrinking to keep pace with market demands. Furthermore there is an increase in dasiafoundrypsila business where product volumes are low; consequently...
A high bandwidth critical path monitor (1 sample/ cycle at 4-5 GHz) capable of providing real-time timing margin information to a variable voltage/frequency scaling control loop is described. The critical path monitor tracks the critical path delay to within 1 FO2 inverter delay with a standard deviation less than 3 FO2 delays over process, voltage, temperature, and workload. The CPM is sensitive...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.