The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a detailed time domain analysis and accurate time domain model of L-Complementary self-oscillating class D inverter with output voltage clamping in the steady state is proposed. The proposed model is very useful for predicting the converter voltages and currents as well as for optimizing the circuit design. Experimental results for 42watt spiral CFL electronic ballast are presented...
Active clamp technique has been proved to be an important topology for pulse width modulated (PWM) converters featuring zero voltage switching (ZVS). The small signal modeling and analysis of current mode controlled active clamp ZVS dc-dc converters are presented in this paper. It is identified that, damping due to lossless resistance inherent in active clamp topology is eliminated under uncompensated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.