The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a new operational amplifier sharing technique for a continuous-time ΔΣ analog-to-digital converter (ADC). This technique saves power consumption by reducing the number of active elements in the modulator. Furthermore, the shared amplifier acts both as an adder and integrator in two different clock phases. The proposed technique also can be realized in a noise-coupled delta-sigma...
The implementation of complex functionality in low-power nano-CMOS technologies leads to enhance susceptibility to parametric disturbances (environmental, and operation-dependent). The purpose of this paper is to present recent improvements on a methodology to exploit power-supply voltage and temperature variations in order to produce fault-tolerant structural solutions. First, the proposed methodology...
While the CMOS analog circuits can be designed with the minimum-gate-length of the fabrication process in the alpha-power law MOSFET model, the length of a MOSFET gate has been chosen to be a larger scale than the minimum-gate-length in the conventional Shockleypsilas square model. In this paper, we describe a 6-b 100 MSPS CMOS current steering digital-to-analog converter (DAC) with the alpha-power...
Current mode (CM) scheme provides suitable alternative for the high speed on-chip interconnect signaling. This paper presents a energy-delay optimization methodology for the current-mode (CM) signaling scheme. Optimization for the CM circuits for on-chip interconnects requires a joint optimization of driver and receiver device sizes, as their parameters which affect the energy-delay performance depend...
Class D amplifiers are becoming the most feasible solution for embedded audio application. However, distortions due to the non-linear nature of switching stage are the main drawback for this amplifier topology. This paper discusses the design and implementation of high fidelity audio class D using sliding mode control scheme. This design method proves to be a cost effective solution for industrial...
In this paper, we study bandwidth management of a wireless/optical based access/metro network in support of voice and data services. For voice services, we use a finite state Markov Chain to estimate the blocking probability of voice circuits over an Adaptive modulation and coding wireless channel, as a function of the channel parameters. For data services, we evaluate a rate matching and a buffer...
In this paper, we focus on the security issue of a chaotic digital communication scheme called chaotic-pulse- position modulation. We design a third party intrusion scheme to test to see if CPPM is as secure as is claimed. Experiments are conducted with various chaotic maps, where CPPM is used to modulate the message at the transmitter and a Kalman filter fed with a polynomial approximation is used...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.