The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In recent times the trend in system engineering goes towards system modeling and analysis at higher abstraction levels. This provides the major advantage of simplifying the procedure of design reuse and simultaneously allows an abstracted possibility of a joint system evaluation in respect of certain design parameters. Traditionally MATLAB/SIMULINK has been chosen for an abstracted examination of...
The increase of computational power in embedded systems has allowed integrating together hard real-time tasks and rich applications. Complex SW infrastructures containing both RTOS and GPOS are required to handle this complexity. To optimally map system functionality to the hard-RT SW domain, to the general purpose SW domain or to HW peripherals, early performance evaluations at the first steps of...
A silicon prototyping methodology is presented for Multi-Project System-on-a-Chip (MP-SoC) implementation. A multi-projects platform was created for integrating heterogeneous SoC projects into a single chip. The total silicon prototyping cost of these projects can be greatly reduced by sharing a common platform. To demonstrate the effectiveness of the proposed methodology, a MP-SoC chip was implemented...
A modeling language with formal semantics is able to capture a system's functionality unambiguously, without concerning implementation details. Such a formal language is well-suited for a design process that employs formal techniques and supports hardware/software synthesis. On the other hand, SystemC is a widely used system level design language with hardware-oriented modeling features. It provides...
This paper presents ReSP (Reflective Simulation Platform), a Transaction-Level multi-processor simulation platform based on SystemC and Python; SystemC is a standard language for system modeling and verification, and Python provides the platform with reflective capabilities. These are employed to give the designer an easy way to specify the architecture of a system, simulate the given configuration...
The applications of embedded systems are widespread not only in consumer products and industrial machines but also for ubiquitous or sensor networking. However, the number of embedded system engineers is small and a few universities in Japan offer education pertaining to embedded systems. Embedded system engineers should acquire both the hardware (HW) and software (SW) technologies. We propose an...
Transaction level modeling (TLM) defines several abstraction levels differentiated by the expression degree of functional and temporal details, providing timed or un-timed functional models of the system under design. The construction of the TLM higher abstraction simulation models leads to a better performance/accuracy ratio and in that way enables parallel and efficient hardware and software component...
In this paper we introduce a mathematical modeling tool (called classic general model: CGM) for the general problem of hardware-software codesign so that different partitioning algorithms can be easily and quickly developed and compared in this same framework. CGM introduces a simple but efficient model which supports single/multiprocessor, primal and dual approaches, fine or coarse granularity. CGM...
Embedded systems typically include reactive and transformative functions, often described in different languages and semantics which are well established in their respective application domains. Additionally, a large part of the system functionality and components is reused from previous designs including legacy code. There is little hope that a single language will replace this heterogeneous set...
Frequency interleaving is introduced as a means of conceptualizing and co-scheduling hardware and software behaviors so that software models with conceptually unbounded state and execution time are resolved with hardware resources. The novel mechanisms that result in frequency interleaving are a shared memory foundation for all system modeling (from gates to software intensive subsystems) and dc-coupled,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.