The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The MICKEY 128 (Mutual Irregular Clocking KEY stream generator with a 128-bit key) is a stream cipher designed in response to the ECRYPT “Call for Stream Cipher Primitives” in 2005. For many applications, these implementations need to be resistant against side channel attacks, means; it should not be too easy to extract secret information from physical measurements on the device. This paper presents...
Advanced Encryption Standard (AES) and state of art technology FPGAs (Field Programmable Gate Arrays) can be used together to mitigate the potential threats of interception of Satellite data and unauthorized access to the Satellite System. This paper discusses the implementation and verification of AES algorithm on Virtex 4 FPGA and its usage in the protection of Remote Sensing Satellite Data. The...
The paper discusses the application of VLSI technology to implement the functions of TSG of a radar system using VHDL with behavioral model, as the HDL and targeting it to a FPGA. The TSG is the heart of radar application to generate timing and control signals to operate radar in different phases like detection, tracking and acquisition, and hold mode. The advantage of TSG design with FPGA is that...
This paper proposes a way of implementing a deadbeat controller in FPGA. The focus is on the FPGA implementation of the digital controller. The emphasis is on the software tools for design and simulation of FPGA based hardware for control applications. The FPGA is interfaced to the controlled process by means of serial analog to digital converter (ADC) and digital to analog converter (DAC). The hardware...
We describe a residue number system (RNS) implementation of the 192-bit elliptic curve digital signature algorithm over GF(p). It uses a Tensilica Xtensa LX2.1 microprocessor core with hardware extensions to improve the performance of RNS operations. The low power and small area of the enhanced Xtensa LX2.1 core make it suitable for smart cards. This implementation is the first to use the RNS for...
Since its adoption as a new encryption standard by NIST, the Advanced Encryption Standard (AES) has become the default choice for various security services in many applications. On the other hand, a straightforward hardware implementation of the AES may not satisfy the tight constraints of several resource limited devices such as radio frequency identification (RFID) tags and tiny sensor networks...
The paper presented a proposed Reliable Fast Detection Anti-collision Technique (RFDACT) for Radio Frequency Identification (RFID) system. Our proposed RFDACT is implemented on-chip using Application Specific Integrated Circuit (ASIC) technology. The RFDACT consists of two main subsystems; PreFDACT and PostFDACT. The PreFDACT detects any error in the incoming messages. Then, the identification bit...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.