The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper is about designing and constructing real-time systems, using mechanisms that support self-organization. Objects make a popular and convenient paradigm for keeping persistent data encapsulated with the operations that act on it, but they tend to omit what is arguably the most important aspect of real-time systems, which is time. There are other mechanisms that do model time, but few of them...
The paper deals with problems of high level modeling of real-time systems in system level languages. Main advantages of transaction level modeling in SystemC are emphasized. The universal kernel for functionality, communication and timing issues modeling is presented. The problem of multithreading is exemplified on sorting procedure implemented in multi-core microprocessor system. Advantages of system...
In model based approaches for real-time systems (RTS) development, an iterative process that consists in the early stage verification of real-time constraints fulfillment according to a given design is usually performed in order to detect as early as possible unfeasible designs. Schedulability analysis allows this early verification of timing constraints according to so called Schedulability Analysis...
Network on Chip (NoC) is a research field path that primarily addresses the global communication in System on Chip (SoC).The selected topology of the components interconnects plays a prime role in the performance of NoC architecture, for NoC conception, high-level synthesis approaches are utilized thus the behaviorally description of the system is refined into an accurate register-transfer-level (RTL)...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.