The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Several approaches to design of fault-secure or/and fault-tolerant digital finite input response (FIR) filters with varying fault coverage and hardware efficiency have been proposed. However, no specific implementations in modern nanometric technologies using error detecting codes like residue codes or parity codes has been reported yet. In this paper, we will study design of fault-secure multipliersaccumulators...
The paper presents an effective method for different-structure digital system based on on-line evolution with fault-tolerance technology. Integer-coding multistage evolution is used to design digital system and different-structure system is evaluated by using the knowledge of quad tree. Thus, the length of chromosome can be reduced and the degree of different-structure system can be evaluated effectively...
Network communication algorithms development is presented in the paper, with the purpose to implement bio-inspired hardware systems which exhibit the abilities of living organisms, such as: evolution capabilities, self-healing and fault-tolerance. In the first steps of these research efforts an embryonic system with bi-dimensional FPGA-based artificial cell network is designed and tested through careful...
Todays NoCs are reaching a level where it is getting very hard to ensure 100% of functionality. Consequently, fault tolerance has become an important aspect in todays design techniques and like the system itself it has to be validated and tested. A vulnerable point of attack for faults in distributed systems like NoCs is certainly the interconnect. In this paper, we will give an overview about todays...
The cell-based structure, which makes up the majority of biological organisms offers the ability to grow with fault-tolerance abilities and self-repair. By adapting these mechanisms and capabilities from nature, scientific approaches have helped researches understand related phenomena and associated with principles to engine complex novel digital systems and improve their capability. Founded by these...
The cell-based structure, which makes up the majority of biological organisms offers the ability to grow with fault-tolerance abilities and self-repair. By adapting these mechanisms and capabilities from nature, scientific approaches have helped researches understand related phenomena and associated with principles to engine complex novel digital systems and improve their capability. Founded by these...
Hardware fault tolerance is a requirement even for noncritical applications, since unexpected failures may damage the reputation of manufacturers and limit the acceptance of their products. However, current practices for the design and deployment of hardware redundancy techniques remain in practice specific (defined on a case-per-case basis) and mostly manual. This paper addresses the challenging...
This talk will summarize our design for reliability initiatives that anticipate the paradigm shift to error-aware and error-tolerant design of integrated circuits, both of which are required to address the problem of increasing hardware failures in future technology nodes. These concerns are only exacerbated as we look forward to emerging technology alternatives. Using graphene as an example, I will...
Hardening a circuit against soft errors should be performed in early design steps before the circuit is laid out. A viable approach to achieve soft error rate (SER) reduction at a reasonable cost is to harden only parts of a circuit. When selecting which locations in the circuit to harden, priority should be given to critical spots for which an error is likely to cause a system malfunction. The criticality...
Bio-inspired hardware systems computer-aided modeling, simulation and experimental research are presented in the paper, with the purpose to design and experiment digital systems with abilities of biological organisms. Original model for an FPGA-based artificial cell provided also with strongly network communication behaviors and fault-tolerant operation mode is proposed and developed. The complex...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.