The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We present the analysis, design, and experimental validation of a model-based fault detection and identification (FDI) method for switching power converters using a model-based state estimator approach. The proposed FDI approach is general in that it can be used to detect and identify arbitrary faults in components and sensors in a broad class of switching power converters. The FDI approach is experimentally...
Protection coordination represents one of the main challenges in the developing process of reliable and efficient DC systems. In the current research, a new protection coordination scheme based on fault matrix concept was developed. A testbed was established at Institute of High Voltage Engineering and Electrical Power Systems (elenia) laboratory, Braunschweig University of Technology to verify the...
The paper presents a novel programmable BICS topology in IBM 65 nm CMOS technology. Programmability, which is the main motivation of this approach, is shown on three different CUTs, simultaneously. It is shown that proposed topology has 473 MHz bandwidth, 200.6ps detection time with 1.5μA sensitivity. Moreover, these specifications are achieved with only one control pin. The advantage on area overhead...
In this paper, we present a new technique to improve the reliability of H-tree SRAM memories. This technique deals with the SRAM power-bus monitoring by using built-in current sensor (BICS) circuits that detect abnormal current dissipation in the memory power-bus. This abnormal current is the result of a single-event upset (SEU) in the memory and it is generated during the inversion of the state of...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.