The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
FPGA capacity has grown rapidly and emerging large applications comprise a large number of hard and soft modules. The communication among these modules requires high demand from fabric interconnect, causing routing congestion and performance degradation. This problem will be more pronounced with process scaling since the technology is not improving wire resistance. A general technique to reduce interconnect...
Ethernet based network protocol replaces fieldbus systems due to its high speed, safety, and extendibility. At the system level, use of an additional network requires effort to implement the new environment. The user has to analyze and organize two networks. This paper proposes FPGA based network controller between Ethernet and EtherCAT. It does not incur additional cost and effort. As it is based...
We propose in this paper, a timing analysis of dynamic partial reconfiguration (PR) applied to a NoC (network on chip) structure inside a FPGA. In the context of a SDR (software defined radio) example, PR is used to dynamically reconfigure a baseband processing block of a 4G telecommunication chain running in real-time (data rates up to 100 Mbps). The results presented show the validity of our methodology...
Design productivity of MPSoC is a major challenge for semiconductor industry. Low design productivity affects concurrent engineering on increasingly software dominated SoC design. In this paper we describe automatic design methodologies for MPSOC and prototyping on multi-FPGA platforms which allows fast design productivity. Case studies of actual implementation for both homogeneous and heterogeneous...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.