The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, two different low noise amplifiers (LNA) for impulse-radio (IR) ultra-wideband (UWB) receivers are presented. They have been designed in a 0.18 mum CMOS process, with a central frequency of 8 GHz and about 1 GHz bandwidth. The applications considered are portable applications for very short communication distances (body area networks, BAN) with bit rates up to 200 Mbps. Therefore, a...
This paper reports a DAB receiver baseband chip consisting of a DAB baseband decoder and a MPEG L2 audio decoder. The chip complies with European DAB standard Eureka 147 and newly announced Chinese DAB standard GY/T214 2006. The chip was fabricated using standard 0.18 micron CMOS technology and achieved extremely low power dissipation of 30 mW and low gate count of only 100K logic. A DAB receiving...
This paper presents a wide operation range 0.18mum CMOS frequency divider for 60GHz wireless applications. The direct injection lock technique is used to perform the signal division at millimeter-wave frequency. The deep n-well is implemented under the NMOS switch transistor to improve the lock range of the frequency divider. Combined with band switching and analog frequency tuning, the operation...
A dual 500MS/s, 5b ADC chip is implemented in a 0.18 mum CMOS process. The two ADCs have synchronized sampling for use in an I/Q UWB receiver. Each ADC has a 6-way time-interleaved successive approximation register topology and uses full custom logic, self-timed bit-cycling, and duty cycling of the comparator preamplifiers to enable 500MS/s operation with 7.8mW power consumption
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.