The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Firstly, in this paper, the topological structure and the principle of the three-level NPC inverter are analyzed, by using the SVPWM, controlling the mid-point drift in voltage-dividing capacitor, then/and generating the three-level voltage output. Secondly, the method of the combined programming of DSP and FPGA is used for the experimental platform, which realizes the reasonable distribution and...
With the increased complexity of FPGA, the process of debugging and verifying is to become the key portion of the FPGA design procedure. By concluding the applications of Virtual JTAG technology in an actual project, this paper has provided some ideas about how to use Virtual JTAG technology to do logical design and board-level debug. Facts have proved that the means based on Virtual JTAG and Tcl/Tk...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.