The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A wideband low power CML frequency divider suitable for the Ku band has been designed and fabricated in a 90nm CMOS technology. Simulated phase noise and sensitivity curves are validated through on-wafer probe measurements. The maximum operating frequency is 24 GHz while dissipating 2.25 mW from a 1.5 V supply, resulting in a power-delay product of just 11.7 fJ. The divider measures 34 µm × 42 µm,...
A novel conditioning circuit for low frequency signals is presented in this paper. The first stage consists of the input stage of a conventional instrumentation amplifier employing chopper amplifiers, in order to provide high input impedance and low flicker-noise. A fully-differential voltage-to-current converter eliminates the common-mode input signal, thus leading to high CMRR, and provides two...
We present a nonlinear analysis of differential LC injection-locked frequency dividers (ILFDs) operating at high-level injection regime. We derive the general second-order equation which describes their behaviour and its approximate solution in explicit form, by solving the shortened equations for the amplitude and phase of the synchronized oscillation. These equations are obtained by the classical...
A novel design methodology is proposed to enable sampling phase-locked loops (SPLL) to synthesise fractional-N frequencies. To date, SPLL can only generate integer-N frequencies. The benefit is that the proposed SPLL has the advantages of both fractional-N PLL and SPLL, such as the faster frequency switching, a smaller phase jump and a larger loop gain. Since the frequency divider can be omitted in...
This paper reports experimental observations of injection-locking in a CMOS LC frequency divider with direct injection. Several factors are considered including the amplitude of the driving signal, the harmonic content of the driving signal, the switch size, and the forward body bias of the switch. The experiments are performed using a technique to determine rapidly the boundaries of the Arnold tongue...
This paper describes an experimental technique for rapidly finding the boundaries of Arnold tongues. The method is suitable for characterizing the locking regions of injection-locked frequency dividers. The algorithm is described and examples are presented to demonstrate the value of the technique in comparing divider architectures with tail and direct injection.
The effect of nonlinearities in injection-locked frequency dividers is investigated and it is shown that the presence of nonlinearities, such as in a CML DFF-based divider, results in a wider frequency locking range. A new divider topology is presented that exhibits both higher operating frequencies and similar wide-locking range compared to the conventional CML DFF-based topology. The chip was fabricated...
In designing switch mode power supply (SMPS), the desirable feature is to have an efficient and compact design. The main idea is to increase the switching frequency and reduce the bulky magnetic parts of the converter. This leads to a compact size, less weight, reduced cost and increased power density of the converter. This paper presents a high frequency full bridge DC to DC converter, using a multilayer...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.