The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Scannerless 3D-Time-of-Flight image sensors serve to acquire three-dimensional (3D) information of objects in a scene. This contribution is devoted to modeling and calibration of scannerless 3D-Time-of-Flight image sensors based on pulse modulation. After a short description we introduce a 3D image sensor model that includes system nonlinearities due to nonideal photodetectors and signal processing...
One of the most important developments in the wireless industry within the last decade was the digitization of RF circuitry. This was in response to the incredible advancements of the mainstream CMOS technology in both processing speed and circuit density, as well as the relentless push to reduce total solution costs through integration of RF, analog and digital circuitry. Since the digital baseband...
The concept of high-order ramp analog-to-digital converter and its design aiming at medium-high resolution (12–14 bits) are presented. Design methods that give rise to various Nyquist rate schemes resembling incremental converters are described. Since for Nyquist rate achieving noise shaping is not the goal, the design care is just maintaining good stability to avoid performance degradation. Different...
This paper introduces 1.5b/stage pipeline ADCs based on a fully differential current conveyor (CC). A comparison between the traditional MDAC architecture and the passive common mode suppressed MDAC as well as a new foreground calibration technique to correct the ADC errors is presented. The ADCs implemented in 90nm work at 10MHz sampling rate for input voltages of (−500mV, 500mV) and provide varying...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.