The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Software defined radios require selectable bandwidth digital filters to process the many different bandwidth signals pulled from or inserted into the ether. Implementation considerations favor fixed length digital filters with fixed coefficients that can be implemented with hardwired multipliers. This paper describes two filter architectures that use M-path polyphase partitions to implement variable...
FFT-IFFT configuration, or more generally a forward-inverse orthogonal transform pair, offers a way to implement a digital filter whose frequency-domain characteristics can be straightforwardly tuned by adjusting the complex gains of the frequency bins. Using filter banks (FBs) for the transform pair, sharp transition bands can be obtained for low-pass/bandpass/highpass type filter designs. However,...
This paper presents a new CMOS analog equalizer for short-reach optical communications. The circuit has been designed in a standard 0.18 µm CMOS process. The equalizer is aimed for multi-gigabit short-range applications, targeting up to 3.125 Gbps through a 50 m SI-POF. The proposed structure operates with a supply voltage of 1 V and has a power consumption of 2.5 mW.
The effects of circuit non-idealities in a “Hogge ” -type phase detector are examined. Using a behavioral model for each circuit block, it is shown that various circuit non-idealities introduce static phase offset in the phase detector, reduce the monotonic range of its transfer characteristics and eventually degrade the capture range and jitter tolerance of the clock and data recovery (CDR) loop...
Current sensing amplifier is one of the basic blocks in biosensing interfaces as current-related phenomena are at the base of biological and chemical interfaces. A wide number of papers have been published in literature on the subject showing both continuous time (CT) and discrete time (DT) approaches. Among them, CT solutions show better performance in terms of input-referred noise floor due to the...
Commonly used design procedures for design of digital differentiators are based on various optimization techniques and are also iterative in nature. The order estimation, for differentiators is important from design point of view as it can help in reducing the design time by providing a good initial guess of the order to the iterative design procedures. Moreover, order estimation helps in giving a...
In this paper, the use of the SB-ZePoC Coding-Scheme for a high precision AC Power-Standard (TET-Watt) is proposed. The use of SB-ZePoC allows a novel approach to binary switched precision-sources, as the switching-rate is low compared to sigma-delta modulation. The structure of the system allows to reference the output amplitude directly to a DC-voltage-reference or switching a binary source directly...
In this paper a 10-bit, 5kHz bandwidth, continuous time ADC, which employs level-crossing sampling to convert an analog signal to a digital one, is presented. The proposed level-crossing ADC does not use any clock and sampling in time is not involved. The level-crossing ADC acquires samples only when they provide a new information about the input signal, thus dissipating power only when needed. Cadence...
In this paper we present a novel topology of a class-AB flipped voltage follower (FVF) output stage. This stage has better slew-rate performance than the standard FVF buffer, and better linearity and output resistance than the standard class-AB stage. Besides, it achieves higher output voltage swing than other class-AB FVF buffers previously presented in the literature. It is thus suitable for low-voltage...
This paper presents a novel approach to design a programmable-bandwidth amplifier intended for ultra-low-power switched-capacitor application. The proposed topology is based on the common load-compensated two-stage OTA. The GBW is enhanced by replicating the second amplifying stage. Implemented in a 65-nm CMOS technology and approved by the post-layout simulation, the GBW is programmed in three operation...
In low-rate UWB impulse radio the carrier pulses have very short duration that limits the energy per bit in an extremely low value. The low bit energy results in an unacceptable short radio coverage. In the paper new UWB carrier pulse generation techniques are proposed to increase the pulse duration considerably. In order to get an ultra wideband carrier a spectrum widening signal is used. Using this...
This paper presents two integrated class-A travelling wave medium power amplifiers employing 0.35µm SiGe HBT process. The first amplifier realized is a 1.3×1mm2 device comprising of a single-stage configuration using a single transistor that exhibits an average small-signal gain of 7dB and power level of 14dBm between 0.25 to 2.5GHz while maintaining power-added efficiency in the range 30% to 10%...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.