The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new circuit of a high-speed CMOS full adder cell is presented. The proposed adder cell refers to the CMOS adders class executed on CMOS mirror design style, with the attributes intrinsic to this class: absence of power consumption in a static mode, absence of incomplete levels of voltages inside the circuit and, hence, necessity to restore these levels. The proposed solution of adder cell provides...
This paper presents a new method for analysis and comparison of ripple carry full adders by speed on the basis of a new criterion “Equal Delay Capacity”. It has been shown that abstract values of compared one-bit adders delays, on which existing comparison methods are based, does not give the clear answer to a question about their behavior in N-bit devices. At the same time, comparison of the finished...
The article considers use of a loop short-circuited on the end in middle of the resistor for summation of high powers of generators, at which the ballast resistor with sufficient large area is applied. The calculations in frequency range from 0.5 to 1.5 GHz have been carried out for the adder with the concentrated ballast resistor and with the distributed ballast resistor based on 1-mm “Policor” ceramics...
In this paper 36-bit ripple-carry, carry-skip, carry-select and carry-lookahead adders intended for using in field programmable gate arrays are investigated. These schemes implemented in CMOS 0.18 μm technology are compared for their performance. The size of adders is estimated.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.