The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low quiescent current low-dropout regulator (LDO) applied in energy harvest system is presented in this paper. With super-source follower, the LDO has only one pole within loop unity gain bandwidth. And current buffer compensation is utilized to maintain the phase margin under the full range of load current. In order to decrease the power dissipation on the resistors of voltage divider, the resistors...
The current reckoning method is based on the system operation network and modeling to achieve current reckoning network model, using the link reckoning technique and branch current measurement to identification and calculation. Analysis current difference identification features, to identify bad data, then correct the bad data, on the basis of the revised branch current to determine the state changes...
This paper describes the design of a kind of 1553B bus test unit based on multi-core DSP and FPGA. It is used to realize the 1553B bus protocol test and electrical performance test. This paper mainly describes the design of the 1553B bus protocol analysis module for protocol test, the design of the high-speed ADC module for signal acquisition, the design of the high-speed DAC for signal generation...
In this paper a 12bit 10GSps current-steering digital-to-analog converter (DAC) in 280GHz fT 0.7um InP HBT technology is presented. The DAC core works in a double-sampling way, which reduces the maximum clock frequency by half. The double-sampling switch is separated to reduce the inter-symbol-interference. An improved current steer switch architecture is adopted to enhance high frequency dynamic...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.