The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A fully integrated K band high power amplifier was designed and fabricated in 0.18 um CMOS technology. Some design and layout techniques are proposed to reduce the DC bias complexity of this 8-way combined high power amplifier. The measurement result shows that this amplifier achieves 20 dBm saturation output power, 6 GHz 3-dB bandwidth, and flat gain response from 20.4 GHz to 24.1 GHz.
A parametric CMOS passive frequency doubler is reported in this paper. The circuit is implemented in 180 nm CMOS but oses a conservative 0.5um gate length and produces an output between 150GHz and 162 GHz with a minimum measured conversion loss of 19.15 dB . The maximum output power is −26.9 dBm by −4.25dBm input power. The proposed design series a transmission line at the transistor source and series...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.