The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Throughput-sensitive server workloads are expected to handle voluminous independent and concurrent transactions that require careful designing of an on chip interconnect. State of the art applications take in a very high and even unbounded working sets with concurrent data. It demands for suitable architectural changes for on chip interconnect to maintain the performance of concurrent applications...
As scan compression matures, the focus is changing from delivering QoR to other pressing requirements like hierarchical DFT implementation, pin-limited test and enabling high speed shifting of scan chains. Combinational compression schemes have had great success in the last decade in delivering a solution that provided a fast transition from traditional scan based test to compression based test. In...
Due to the shrinking transistor sizes, the density of ICs roughly doubles every year as predicted by Moore's law. These advancements in the VLSI integration densities towards the nano scale era, witnessed a paradigm shift from computation centric designs to communication centric designs incorporating very large number of simple cores. Plenty of traditional interconnect schemes like point to point,...
With the advent of multi-core technologies, a significant amount of research has been directed towards running multiple applications concurrently and efficiently. This elevates work load on the network which leads to congestion and subsequently degrades the performance and increases the latency of the network. Table based methods can be used for handling congestion but these methods are not scalable...
Detailed routing for multi terminal nets have been proposed in this paper for island style FPGA architectures. The demand of integrated circuits and their decreasing size keep the research on physical design automation alive. In the proposed technique, the detailed routing constraints for island style FPGAs are created in such a way that they can be represented as a set of Conjunctive Normal Form...
Efficient routing and cross-contamination minimization are two interrelated challenging areas in Digital Microfluidic Biochip (DMFB). This paper proposes a two phase heuristic technique for routing droplets on a two-dimensional DMFB. Initially it attempts to route maximum number of nets in a concurrent fashion depending on the evaluated value of a proposed function named Interfering Index (IInet)...
These days, in emergency, multiple assay operations are required to be performed at parallel. Area of a given chip as a constraint, how efficiently we can use the chip and how much parallelism can be built-in are the objectives of this paper. A typical application of an assay may characterize a sample where, say only one type of reagent and multiple samples have been considered, or vice versa, and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.